

DIGITAL ELECTRONICS

LECTURE NOTE

Based on New syllabus (2020-21) circulated by SCTE&VT, Odisha for 5th Semester
Diploma in Electrical Engineering courses approved by AICTE, New Delhi

PREPARED BY

SIBA PRASAD SAMANTARAYA

Lecturer (Electronics), Department of Electrical Engineering

Govt. Polytechnic Kalahandi

Advantages of Digital signal on Analog signal

1. storage of digital signal is possible
2. Processing of digital signal is easy.
3. With less noise interbance digital signal can be transmitted to long distance

Logic level


There are 2 types of logic level

1. Positive logic

+ve logic = logic 1 = 1

2. Negative logic

-ve logic = logic 0 = 0



(Practical case) Range

0V \rightarrow 0.4V

3.5 \rightarrow 5V

(due to leakage voltage)

Number system

There are 4 types of number system

1. Binary
2. Octal
3. Decimal
4. Hexadecimal

Type of no system	Base/Radix	Symbol	example
Binary	2	0, 1	$(101.11)_2$
Octal	8	0, 1, 2, 3, 4, 5, 6, 7	$(756.23)_8$
Decimal	10	0, 1, 2, 3, 4, 5, 6, 7, 8, 9	$(910.23)_{10}$
Hexadecimal	16	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F	$(A2B.7A)_{16}$

CONVERSION

1. Number in base 'r' to decimal

$$a_n r^n + a_{n-1} r^{n-1} + \dots + a_1 r^1 + a_0 r^0 + a_{-1} r^{-1} + \dots + a_{-m} r^{-m}$$

where $a_j \rightarrow$ coefficient

$r \rightarrow$ radix

Binary to decimal

eg $\rightarrow (101.11)_2$

$$= 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2}$$

$$= 4 + 0 + 1 + \frac{1}{2} + \frac{1}{4}$$

$$= 5 + \frac{2+1}{4}$$

$$= 5 + \frac{3}{4}$$

$$= (5.75)_{10}$$

Octal to decimal

eg $\rightarrow (756.23)_8$

$$= 7 \times 8^2 + 5 \times 8^1 + 6 \times 8^0 + 2 \times 8^{-1} + 3 \times 8^{-2}$$

$$= 448 + 40 + 6 + \frac{2}{8} + \frac{3}{64}$$

$$= 494 + \frac{16+3}{64}$$

$$= 494.2968$$

2. Numbers in decimal to base 'x'

decimal to binary

Eg $\rightarrow (910.23)_{10}$

2	910	
2	455	0
2	227	1
2	113	1
2	56	1
2	28	0
2	14	0
2	7	0
2	3	1
2	1	1
	0	1

	Integer	Fraction
$0.23 \times 2 =$	0	.46
$0.46 \times 2 =$	0	.92
$.92 \times 2 =$	1	.84
$.84 \times 2 =$	1	.68
$.68 \times 2 =$	1	.36

Here fraction can never be expressed exactly in binary. This process may terminated after a few steps.

for integer

$$(910)_{10} = 1110001110$$

$$(0.23)_{10} = (.00111)_2$$

for fraction

$$\therefore (910.23)_{10} = (1110001110.00111)_2$$

decimal to octal

Eg $\rightarrow (910.23)_{10}$

8	910	
8	113	6
8	14	1
8	1	6
	0	1

$0.23 \times 8 =$	1	.84
$0.84 \times 8 =$	6	.72
$0.72 \times 8 =$	5	.76
$0.76 \times 8 =$	6	.08

$$(910.23)_{10} = (3616.1656)_8$$

decimal to Hexadecimal

Eg $\rightarrow (910.23)_{10}$

16		910	
16		56	14
16		3	8
		0	3

↑

$0.23 \times 16 =$	3	.68
$0.68 \times 16 =$	10	.88
$.88 \times 16 =$	14	.08
$.08 \times 16 =$	1	.28

10 \rightarrow A

11 \rightarrow B

12 \rightarrow C

13 \rightarrow D

14 \rightarrow E

15 \rightarrow F

$(910.23)_{10} = (38E.3AE1)_{16}$

3. Number in base 'x' to base 'y'

octal to Binary
Eg $\rightarrow (756.23)_8$

0 \rightarrow 000

1 \rightarrow 001

2 \rightarrow 010

3 \rightarrow 011

4 \rightarrow 100

5 \rightarrow 101

6 \rightarrow 110

7 \rightarrow 111

$(756.23)_8 = (111101110.010011)_2$

Binary to octal

Eg $\rightarrow (1011.1010)_2$

$\underbrace{1011}_{4} \cdot \underbrace{1010}_{4}$

put 0 at required position to make group of 3 bits

$$\underline{1001}, \underline{011} \cdot \underline{101}, \underline{000}$$

$$1 \cdot 3 \cdot 50$$

$$\therefore (1011 \cdot 1010)_2 = (13 \cdot 50)_8$$

Hexadecimal to binary

$$\text{eg} \rightarrow (A2B \cdot 7A)_{16}$$

$$0 \rightarrow 0000$$

$$1 \rightarrow 0001$$

$$2 \rightarrow 0010$$

$$3 \rightarrow 0011$$

$$4 \rightarrow 0100$$

$$5 \rightarrow 0101$$

$$6 \rightarrow 0110$$

$$7 \rightarrow 0111$$

$$8 \rightarrow 1000$$

$$9 \rightarrow 1001$$

$$A \rightarrow 1010$$

$$B \rightarrow 1011$$

$$C \rightarrow 1100$$

$$D \rightarrow 1101$$

$$E \rightarrow 1110$$

$$F \rightarrow 1111$$

$$\begin{array}{ccccccc} & A & 2 & B & \cdot & 7 & A \\ \downarrow & & \downarrow & \downarrow & & \downarrow & \downarrow \\ \underline{1010} & \underline{0010} & \underline{1011} & \cdot & \underline{0111} & \underline{1010} & \end{array}$$

$$\therefore (A2B \cdot 7A)_{16} = (101000101011 \cdot 01111010)_2$$

Binary to Hexadecimal

$$\text{eg} \rightarrow 101011 \cdot 10101$$

$$\underline{10}, \underline{1011} \cdot \underline{1010}, \underline{1}$$

put 0 at needed blank position to make group of 4 bits

$$\underline{0010}, \underline{1011} \cdot \underline{1010}, \underline{1000}$$

$$2 \quad B \quad A \quad 8$$

$$\therefore (101011 \cdot 10101)_{52} = (2B \cdot A8)_{16}$$

Binary Arithmetics

Binary Addition

Rules :-
 $0+0=0$
 $0+1=1$
 $1+0=1$
 $1+1=0$, with carry 1

Eg:- $(1101.101)_2 + (111.011)_2$

$$\begin{array}{r} 1101.101 \longrightarrow 13.625 \\ + 111.011 \longrightarrow 7.375 \\ \hline 10101.000 \longrightarrow 21.000 \end{array}$$

Binary subtraction

Rules :-
 $0-0=0$
 $1-1=0$
 $0-1=1$, with borrow of 1
 $1-0=1$

Eg $\rightarrow (1010.010)_2 - (111.111)_2$

$$\begin{array}{r} 1010.010 \longrightarrow 10.250 \\ - 111.111 \longrightarrow 7.875 \\ \hline 0010.011 = 2.375 \end{array}$$

Binary multiplication

Rules :-
 $0 \times 0 = 0$
 $0 \times 1 = 0$
 $1 \times 0 = 0$
 $1 \times 1 = 1$

Eg $\rightarrow (1101)_2 \times (110)_2 = ?$

$$\begin{array}{r}
 1101 \\
 \times 110 \\
 \hline
 0000 \\
 1101 \\
 1101 \\
 \hline
 1001110
 \end{array}
 \longrightarrow
 \begin{array}{r}
 13 \\
 \times 6 \\
 \hline
 78
 \end{array}$$

Binary Division

Eg $\rightarrow (101101)_2 \div (110)_2 = ?$

$$\begin{array}{r}
 110 \overline{) 101101} \quad (111 \cdot 1) \\
 \underline{110} \\
 1010 \\
 \underline{110} \\
 1001 \\
 \underline{110} \\
 0110 \\
 \underline{110} \\
 0000
 \end{array}$$

Assignment

1) $(1101110.011)_2 = (\quad)_{10}$

2) $(197.56)_{10} = (\quad)_2$

3) $(30)_8 = (\quad)_{10}$

4) $(562.3)_{10} = (\quad)_8$

5) $(1110111.10)_2 = (\quad)_8$

6) $(13265)_8 = (\quad)_{16}$

7) $(94FC)_{16} = (\quad)_2$

$$8) (110111.01)_2 = (\quad)_{16}$$

$$9) (3C94)_{16} = (\quad)_{10}$$

$$10) (15514)_{10} = (\quad)_{16}$$

$$11) (732)_8 = (\quad)_{16}$$

$$12) (A13)_{16} = (\quad)_8$$

$$(13) 100110 \cdot 10 + 10111 \cdot 01 = (\quad)$$

$$(14) 100110 \cdot 10 - 11011 \cdot 10 = (\quad)$$

$$(15) 1011 \cdot 101 \times 101 \cdot 11 = (\quad)$$

$$(16) 110101 \cdot 11 \div 101 = (\quad)$$


$$(17) 10110 \times 10 \cdot 1 = (\quad)$$

Representation of signed Numbers

1) sign magnitude form

2) Complement form $\left\{ \begin{array}{l} 1's \\ 2's \end{array} \right.$

Sign Magnitude form



• An additional bit called the sign bit is placed in front of number

- + \rightarrow 0
- \rightarrow 1

$$\text{eg} \rightarrow +7 = 0111$$

$$\text{eg} \rightarrow -7 = 1111$$

1's complement Form

- +ve number representation is same as sign magnitude form

sign bit	magnitude bits
----------	----------------

$$\text{eg} \rightarrow +9 = 01001$$

- -ve number representation system is as follows

sign bit	1's complement of actual binary
----------	---------------------------------

- The 1's complement of a binary number is obtained by changing each 0 to 1 & each 1 to 0.

$$\text{eg} \rightarrow -7 = 1000$$

2's Complement Form

- +ve number representation is same as sign magnitude form

$$\text{eg} \rightarrow +12 = 01100$$

- -ve number representation system is as follows

sign bit	2's complement of actual binary
----------	---------------------------------

- 2's complement of binary number = 1's complement of binary number + 1

$$\text{eg} \rightarrow -7 = 1001$$

2's complement subtraction

(1) Subtraction smaller number from larger

steps

1. Determine the 2's complement of subtrahend.
2. Add 2's complement of subtrahend with minuend.
3. If carry generates discard the carry. Result is +ve & is in normal binary form.

Eg → Subtract 14 from 46.

$$\text{Soln} / 46 - 14 = ?$$

$$\text{Binary of } 46 = 101110$$

$$\text{Binary of } 14 = 001110$$

$$\text{2's complement of } 14 = \begin{array}{r} 110001 \\ + 1 \\ \hline 110010 \end{array}$$

$$\begin{array}{r} + 101110 \\ + 110010 \\ \hline \boxed{1}10000 \end{array}$$

↑
discard it

The result is +ve & is in normal binary form.

(2) Subtraction larger numbers from smaller
steps

1. Determine 2's complement of subtrahend
2. Add it to minuend.
3. If carry is not generated the result is -ve & is in 2's complement form.

eg \rightarrow Subtract 75 from 26.

solⁿ $26 - 75 = ?$

Binary of 26 = 0011010

Binary of 75 = 1001011

2's complement of 75 = 0110101

$$\begin{array}{r} + 0011010 \\ + 0110101 \\ \hline 1001111 \end{array} \quad \begin{array}{r} 26 \\ - 75 \\ \hline -49 \end{array} \quad (\text{no carry})$$

The result is -ve & is in 2's complement form.

Codes

1. Weighted code
2. Non-weighted code

Weighted code

- In these code each digit position has a particular weight
- ex: - Binary, octal, Decimal, Hexadecimal, BCD.
- The sum of all digit multiplied by a weight gives the total amount being represented.

Non-weighted code

- In these code no positional weight is assigned to any binary bit.
- Ex: - Excess-3 code, Gray code.

BCD code

- The name "BCD code" is the short form of Binary Coded Decimal code.
- In this code each decimal digit is represented by a 4-bit binary number.
- We can convert only (0 to 9) numbers into BCD.

$$\text{eg} \rightarrow (92.3)_{10} = (10010010.0011)_{\text{BCD}}$$

Excess-3 code / XS-3 code

- XS-3 code is used to represent decimal digit

steps

1. Convert each decimal digit into BCD
2. Add 0011 to each four bit group in BCD

$$\text{eg} \rightarrow (92.3)_{10} = (\quad)_{\text{XS-3}}$$

$$\begin{array}{r} 92.3 \longrightarrow 10010010.0011 \\ + 00110011.0011 \\ \hline 11000101.0110 \end{array}$$

- XS-3 code is self complementing code.

<u>Decimal</u>	<u>BCD</u>	<u>XS-3</u>
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

- This code is used for error checking & correction in communication.

Gray code

→ Binary code is converted into Gray code.

steps


1. MSB of Gray is same as MSB of Binary.
2. To get next Gray code bit X-OR the MSB of Binary with next bit of Binary.
3. To get further next bit of Gray code do X-OR the consecutive next bit & previous bit. Repeat it until get LSB of gray code.

Eg → $(101101)_2 = (111011)_{\text{Gray}}$

<u>Decimal</u>	<u>Binary</u>	<u>Gray</u>
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

- Gray code is also known as Reflected binary code.
- It is a unit distance code & Minimum error code.
- Two successive values differ in only one bit.
- Binary number is converted to Gray code to reduce switching operation.
- Gray code is also known as cyclic code.
- This code is used for error checking & correction in digital communication.

Gray to Binary conversion



Assignment

1. Subtract 130 from 128 using 2's complement.
2. Subtract 18 from 20 using 2's complement.
3. Subtract $(11100)_2$ from $(10011)_2$ using 2's complement.
- 4)
- 5)
- 6)

Parity bit

- Parity bit is an extra bit that to be added with data bits to detect the errors appears in the digital transmission.
- A bit either 1 or 0 is added as a parity bits with data bit.
- Parity bit is two types
 1. Even parity
 2. Odd parity

Even Parity

- In even parity the parity bit is selected as '0' if number of 1's present in the data is even, while the parity bit is selected '1' if number of 1's present in the data is odd.


Odd parity

- In odd parity, the parity bit is selected as '0' if number of 1's present in the data is odd, while the parity bit is selected as '1' if number of 1's present in the data is even.

Data bit	Even parity	odd parity
0000	0	1
0001	1	0
0010	1	0
0011	0	1
0100	1	0
0101	0	1
0110	0	1
0111	1	0
1000	1	0
1001	0	1
1010	0	1
1011	1	0
1100	0	1
1101	1	0
1110	1	0
1111	0	1


Logic Gate

- It is an electronic circuit having one or more than one input and only one output.
- The relationship between the input and output is based on a certain logic.
- Logic gates are the basic building blocks of any digital system.



AND Gate

- This gate perform an AND operation
- AND operation is represented as ' \cdot '
- It has n inputs ($n \geq 2$) and one output



Input		output
A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

OR Gate

- This gate perform an OR operation
- OR operation is represented as ' $+$ '
- It has n inputs ($n \geq 2$) and one output



Input		output
A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

NOT Gate


- NOT gate is also known as inverter gate.
- It has one input and one output.



input	output
A	$Y = \bar{A}$
0	1
1	0

NAND Gate



- A NOT-AND operation is known as NAND operation.
- It has n input ($n \geq 2$) and one output.



Input		output	
A	B	$A \cdot B$	$\overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

NOR Gate


- A NOT-OR operation is known as NOR operation.
- It has n input ($n \geq 2$) and one output.



Inputs		output	
A	B	$A+B$	$\overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

X-OR Gate


- X-OR or EX-OR is an odd one detector.
- XOR operation is represented as ' \oplus '.
- It has n inputs ($n \geq 2$) and one output.



Inputs						output
A	B	\bar{A}	$\bar{A}B$	\bar{B}	$A\bar{B}$	$\bar{A}B + A\bar{B}$
0	0	1	0	1	0	0
0	1	1	1	0	0	1
1	0	0	0	1	1	1
1	1	0	0	0	0	0

XNOR Gate







- XNOR or EX-NOR gate is an even one detector.
- XNOR operation is represented as ' \odot '.
- It has n inputs ($n \geq 2$) and one output.
- NOT-XOR operation is known as XNOR operation.





Inputs						output
A	B	\bar{A}	\bar{B}	AB	$\bar{A}\bar{B}$	$AB + \bar{A}\bar{B}$
0	0	1	1	0	1	1
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	1	0	0	1	0	1

Realisation of Logic gates using universal gates









Logic gates using NAND gate using NOR gate



$AB = \overline{\overline{A} \cdot \overline{B}}$
 $= \overline{\overline{A} + B}$
 According to De-morgan's theorem



$A+B = \overline{\overline{A+B}}$
 $= \overline{\overline{A} \cdot \overline{B}}$
 According to De-morgan's theorem



$$Y = \overline{\overline{A \cdot \overline{AB}} \cdot \overline{B \cdot \overline{AB}}}$$

$$= A \oplus B$$

$$Y = \overline{\overline{A+B} + \overline{A+B}}$$



$$Y = \overline{\overline{A+B} + A + \overline{A+B} + B}$$

$$= \overline{\overline{A+B} + \overline{A+B} + A + B}$$

$$= \overline{\overline{A+B} + \overline{A+B} + A + B}$$

$$= \overline{\overline{A+B} + \overline{A+B} + A + B}$$

$$\begin{aligned}
 &= \overline{\overline{B \cdot A \cdot B} \cdot A \cdot A \cdot B} \\
 Y &= \overline{\overline{A+B} + A + \overline{A+B} + B} \\
 &= \overline{\overline{A+B} + A + \overline{A+B} + B} \\
 &= \overline{\overline{A \cdot B} + A + \overline{A \cdot B} + B} \\
 &= \overline{\overline{A \cdot B} \cdot \overline{A} + \overline{A \cdot B} \cdot B} \\
 &= (\overline{A+B}) \cdot \overline{A} + (\overline{A+B}) \cdot B \\
 &= (A+B) \cdot \overline{A} + (A+B) \cdot B \\
 &= \overline{A} \cdot \overline{B} + \overline{A} B + A \overline{B} + A B \\
 &= \overline{A} B + A \overline{B} = A \oplus B
 \end{aligned}$$



Laws of Boolean Algebra

1. $\overline{0} = 1$
2. $\overline{1} = 0$
3. If $x=0, \overline{x}=1$
4. If $x=1, \overline{x}=0$
5. $\overline{\overline{x}} = x$
6. $x \cdot 0 = 0$
7. $x \cdot 1 = x$
8. $x \cdot x = x$
9. $x \cdot \overline{x} = 0$
10. $x + 0 = x$
11. $x + 1 = 1$
12. $x + x = x$
13. $x + \overline{x} = 1$

complementation laws

AND laws

OR laws

14. $x + y = y + x$
15. $x \cdot y = y \cdot x$
16. $x + (y + z) = (x + y) + z$
17. $x \cdot (y \cdot z) = (x \cdot y) \cdot z$
18. $x \cdot (y + z) = (x \cdot y) + (x \cdot z)$
19. $x + (y \cdot z) = (x + y) \cdot (x + z)$
20. $x + (\overline{x} \cdot y) = x + y$
21. $x + x \cdot y = x$
22. $x \cdot (x + y) = x$
23. $x = y + \overline{x} \cdot z + yz$
 $= x \cdot y + \overline{x} z$
24. $(x + y) \cdot (\overline{x} + z) \cdot (y + z)$
 $= (x + y) \cdot (\overline{x} + z)$

commulative law

Associative law

Distributive law

Absorption law

consensus law

$$25. \bar{x}y + \bar{x}z = (x+z)(\bar{x}+y)$$

$$26. (x+y) \cdot (\bar{x}+z) = (x \cdot z) + (\bar{x} \cdot y)$$

$$27. \overline{x+y} = \bar{x} \cdot \bar{y}$$

$$28. \overline{x \cdot y} = \bar{x} + \bar{y}$$

Transposition law

Demorgan's law

$$\text{Q} \rangle x + x \cdot y = x, \text{ How?}$$

Proof

$$\text{L.H.S} = x + x \cdot y$$

$$= x(1+y)$$

$$= x \cdot 1 = x \text{ R.H.S}$$

$$\text{Q} \rangle x \cdot (x+y) = x, \text{ How?}$$

Proof

$$\text{L.H.S} = x \cdot (x+y)$$

$$= x \cdot x + x \cdot y$$

$$= x + x \cdot y$$

$$= x(1+y)$$

$$= x \cdot 1$$

$$= x \text{ R.H.S}$$

$$\text{Q} \rangle x \cdot y + \bar{x}z + y \cdot z = x \cdot y + \bar{x}z$$

How?

Proof

$$\text{L.H.S} = x \cdot y + \bar{x}z + y \cdot z$$

$$= x \cdot y + \bar{x}z + y \cdot z(x + \bar{x})$$

$$= x \cdot y + \bar{x}z + yz(x + \bar{x})$$

$$= xy(1+z) + \bar{x}z(1+y)$$

$$= xy \cdot 1 + \bar{x}z \cdot 1$$

$$= xy + \bar{x}z \text{ R.H.S}$$

$$\text{Q} \rangle (x+y) \cdot (\bar{x}+z) \cdot (y+z)$$

$$= (x+y) \cdot (\bar{x}+z)$$

How?

$$\text{L.H.S} = (x+y) \cdot (\bar{x}+z) \cdot (y+z)$$

$$= (x\bar{x} + xz + y\bar{x} + yz) \cdot (y+z)$$

$$= (xz + y\bar{x} + yz) \cdot (y+z)$$

$$= xzy + y \cdot y \bar{x} + yyz + xzz$$

$$+ y\bar{x}z + yzz$$

$$= xyz + y\bar{x} + yz + xz + \bar{x}yz$$

$$+ yz$$

$$= yz(x+1) + \bar{x}y(1+z)$$

$$+ xz$$

$$= yz + \bar{x}y + xz$$

$$= yz + \bar{x}y + xz + x\bar{x}$$

$$= z(x+y) + \bar{x}(x+y)$$

$$= (x+y) \cdot (\bar{x}+z) \text{ R.H.S}$$

$$\text{Q} \rangle \bar{x}y + \bar{x}z = (x+z)(\bar{x}+y)$$

Proof

How?

$$\text{R.H.S} = (x+z) \cdot (\bar{x}+y)$$

$$= x\bar{x} + xy + \bar{x}z + zy$$

$$= xy + \bar{x}z + zy$$

$$= xy + \bar{x}z + zy(x + \bar{x})$$

$$= xy + \bar{x}z + xyz + \bar{x}yz$$

$$= xy(1+z) + \bar{x}z(1+y)$$

$$= xy + \bar{x}z \quad \text{L.H.S}$$

$$\Rightarrow (x+y) \cdot (\bar{x}+z) = (x \cdot z) + (\bar{x} \cdot y)$$

How?

Proof

$$\text{L.H.S} = (x+y)(\bar{x}+z)$$

$$= x\bar{x} + xz + y\bar{x} + yz$$

$$= xz + y\bar{x} + yz$$

$$= xz + y\bar{x} + yz(x + \bar{x})$$

$$= xz + y\bar{x} + xyx + x\bar{x}y$$

$$= xz(1+y) + \bar{x}y(1+z)$$

$$= xz + \bar{x}y \quad \text{R.H.S}$$

$$\Rightarrow \overline{x+y} = \bar{x} \cdot \bar{y}$$

$$\& \overline{x \cdot y} = \bar{x} + \bar{y}$$

How?

Proof

x	y	\bar{x}	\bar{y}	x+y	$\overline{x+y}$	$\bar{x} \cdot \bar{y}$	x · y	$\overline{x \cdot y}$	$\bar{x} + \bar{y}$
0	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	0	0	1	1
1	0	0	1	1	0	0	0	1	1
1	1	0	0	1	0	0	1	0	0

Representation of Boolean Function

Boolean Function can be represented in four form

1) SOP \rightarrow sum of product form

2) POS \rightarrow Product of sum form

3) SSOP \rightarrow standard sum of product form or
disjunctive canonical form / canonical SOP /
expanded SOP

4) SPOS \rightarrow standard Product of sum form or
conjunctive canonical form / canonical POS /
expanded POS

SOP

\rightarrow In this form products of variables are added.

EX:- $F(A, B, C) = A + BC + A\bar{C}$

POS

\rightarrow In this form sums of variables are multiplied.

EX:- $F(A, B, C) = (A+B)(B+\bar{C})$

SSOP

\rightarrow This is a SOP form in which each product term contains all the variables of the function either in complemented or uncomplemented form.

\rightarrow Here each product term is called minterm.

eg $\rightarrow F(A, B, C) = ABC\bar{C} + \bar{A}BC + A\bar{B}C$
 $= m_6 + m_3 + m_7$
 $= \sum m(3, 6, 7)$

SPOS

\rightarrow This is a POS form in which each sum term contains all the variables of the function either in complemented or uncomplemented form.

\rightarrow Here each sum term is called maxterm.

eg $\rightarrow F(A, B, C) = (A+B+C) \cdot (\bar{A}+B+C)$
 $\cdot (\bar{A}+B+\bar{C})$
 $= M_2 \cdot M_4 \cdot M_5$
 $= \prod M(2, 4, 5)$

Conversion SOP to SSOP

Steps

1. Find out the number of variables
2. Identify the variables missing in each minterm.
3. Multiply (variable + its complement)
4. Neglect the repeated terms

$$\begin{aligned}
 \text{eg} \Rightarrow F &= ABC + AB + CD \\
 &= ABC(D + \bar{D}) + AB(C + \bar{C})(D + \bar{D}) + CD(A + \bar{A})(B + \bar{B}) \\
 &= ABCD + ABC\bar{D} + (ABC + AB\bar{C})(D + \bar{D}) \\
 &\quad + (CDA + CD\bar{A})(B + \bar{B}) \\
 &= ABCD + ABC\bar{D} + ABCD + AB\bar{C}D + ABC\bar{D} + AB\bar{C}\bar{D} \\
 &\quad + ABCD + \bar{A}BCD + A\bar{B}CD + \bar{A}\bar{B}CD \\
 &= ABCD + ABC\bar{D} + AB\bar{C}D + AB\bar{C}\bar{D} + \bar{A}BCD \\
 &\quad + \bar{A}\bar{B}CD
 \end{aligned}$$

or/

$$= m_{15} + m_{14} + m_{13} + m_{12} + m_7 + m_{11} + m_3$$

or/

$$= \sum M(3, 7, 11, 12, 13, 14, 15)$$

Conversion POS to SPOS

steps

1. Find out the number of variables.
2. Identify the variables missing in each maxterm.
3. Add (variable \times its complement)
4. Neglect the repeated terms.

$$\begin{aligned}
 \text{eg} \Rightarrow F &= (A+B) \cdot C \\
 &= (A+B+C\bar{C}) \cdot (C+A\bar{A}+B\bar{B}) \\
 &= (A+B+C) \cdot (A+B+\bar{C}) \cdot (C+A\bar{A}+B) \cdot (C+A\bar{A}+\bar{B}) \\
 &= (A+B+C) \cdot (A+B+\bar{C}) \cdot (B+C+A) \cdot (B+C+\bar{A}) \\
 &\quad \cdot (\bar{B}+C+A) \cdot (\bar{B}+C+\bar{A}) \\
 &= (A+B+C) \cdot (\bar{A}+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+C) \cdot (\bar{A}+\bar{B}+C)
 \end{aligned}$$

or/

$$= M_0 \cdot M_4 \cdot M_1 \cdot M_2 \cdot M_6$$

or/

$$= \prod M(0, 1, 2, 4, 6) \quad 23$$

Conversion between canonical forms

SSOP to SPOS

eg $\rightarrow F(A, B, C) = \sum m(0, 2, 4, 6, 7)$
Convert into max term.

solⁿ/ $F(A, B, C) = \sum m(0, 2, 4, 6, 7)$

$$\begin{aligned}\overline{F(A, B, C)} &= \sum m(1, 3, 5) \\ &= m_1 + m_3 + m_5 \\ &= \overline{A}BC + A\overline{B}C + A\overline{B}\overline{C}\end{aligned}$$

$$\begin{aligned}\overline{\overline{F(A, B, C)}} &= \overline{\overline{A}BC + \overline{A}B\overline{C} + A\overline{B}\overline{C}} \\ &= \overline{\overline{A}BC} \cdot \overline{\overline{A}B\overline{C}} \cdot \overline{A\overline{B}\overline{C}} \\ &= (\overline{\overline{A}} + \overline{B} + \overline{C}) \cdot (\overline{\overline{A}} + \overline{B} + \overline{C}) \cdot (\overline{A} + \overline{B} + \overline{C})\end{aligned}$$

$$\Rightarrow F(A, B, C) = (A + B + \overline{C}) \cdot (A + \overline{B} + \overline{C}) \cdot (\overline{A} + B + \overline{C})$$

OR/

$$\begin{aligned}&= M_1 \cdot M_3 \cdot M_5 \\ &= \Pi M(1, 3, 5)\end{aligned}$$

Note

- Complement of minterm = maxterm, i.e., $\overline{m_j} = M_j$
- Complement of maxterm = minterm

SPOS to SSOP

eg $\rightarrow F(A, B, C) = (A + B + \overline{C}) \cdot (\overline{A} + \overline{B} + C) \cdot (A + \overline{B} + \overline{C})$
convert it into SSOP form.

solⁿ/ $F(A, B, C) = (A + B + \overline{C}) \cdot (\overline{A} + \overline{B} + C) \cdot (A + \overline{B} + \overline{C})$

$$\begin{aligned}&= M_1 \cdot M_6 \cdot M_3 \\ &= \Pi M(1, 3, 6)\end{aligned}$$

$$\begin{aligned} F(A, B, C) &= \prod M(0, 2, 4, 5, 7) \\ &= M_0 \cdot M_2 \cdot M_4 \cdot M_5 \cdot M_7 \\ &= (A+B+C) \cdot (A+\bar{B}+C) \cdot (\bar{A}+B+C) \cdot (\bar{A}+B+\bar{C}) \\ &\quad \cdot (\bar{A}+\bar{B}+\bar{C}) \end{aligned}$$

$$\begin{aligned} \overline{F(A, B, C)} &= \overline{(A+B+C) \cdot (A+\bar{B}+C) \cdot (\bar{A}+B+C) \cdot (\bar{A}+B+\bar{C}) \cdot (\bar{A}+\bar{B}+\bar{C})} \\ &= \overline{(A+B+C)} + \overline{(A+\bar{B}+C)} + \overline{(\bar{A}+B+C)} + \overline{(\bar{A}+B+\bar{C})} \\ &\quad + \overline{(\bar{A}+\bar{B}+\bar{C})} \\ &= (\bar{A} \cdot \bar{B} \cdot \bar{C}) + (\bar{A} \cdot \bar{B} \cdot C) + (\bar{A} \cdot B \cdot \bar{C}) + (\bar{A} \cdot B \cdot C) \\ &\quad + (A \cdot \bar{B} \cdot \bar{C}) \end{aligned}$$

$$\begin{aligned} \Rightarrow F &= \bar{A} \bar{B} \bar{C} + \bar{A} B \bar{C} + A \bar{B} \bar{C} + A \bar{B} C + A B C \\ \text{or/} &= m_0 + m_2 + m_4 + m_5 + m_7 \\ \text{or/} &= \sum m(0, 2, 4, 5, 7) \end{aligned}$$

Karnaugh's Map / K-Map


- K-map is used to simplify Boolean function without using Boolean Algebra laws.
- This can be used to simplify Boolean expression up to six variables.
- In this method it is required to transfer Boolean expression into ssop form or spos form.
- When Boolean expression in ssop form 1 is placed in the square for minterm which are present in Boolean expression.
- When Boolean expression is in spos form 0 is placed in square for maxterm which are present in Boolean expression.

- No. of square (cell) required = 2^n
where n = number of variables.


2-Variable K-map



3-Variable K-map



4-Variable K-map



Rules For K-map Simplification

- Cells containing 1 must be grouped.
- We can group 1, 2, 4, 8, 16 cells.
- Zero should not be included.
- Each group should be as large as possible.
- Groups may overlap.
- Opposite grouping and corner groupings are allowed.
- Combination of variable of each group is called Prime implicant.
- Write all the prime implicants and add them.

Q) Draw a K-map for the following

- 1) $F(A, B) = 0$
- 2) $F(A, B) = 1$
- 3) $F(A, B) = A$
- 4) $F(A, B) = A + B$
- 5) $F(A, B) = (A + B)(A + \bar{B})$
- 6) $F = ABC + A\bar{B}C + A\bar{B}\bar{C}$
- 7) $F = \prod M(0, 1, 2, 6)$

S/N

1)

A \ B	0	1
0	0	0
1	0	0

2)

A \ B	0	1
0	1	1
1	1	1

3) $F = A$
 $= A(B + \bar{B})$
 $= AB + A\bar{B}$

A \ B	0	1
0	0	0
1	1	1

4) $F(A, B) = A + B$
 $= A(B + \bar{B}) + B(A + \bar{A})$
 $= AB + A\bar{B} + AB + \bar{A}B$
 $= AB + A\bar{B} + \bar{A}B$

A \ B	0	1
0	0	1
1	1	1

5) $F(A, B) = (A + B)(A + \bar{B})$

A \ B	0	1
0	0	0
1	1	1

6) $F = ABC + A\bar{B}C + A\bar{B}\bar{C}$

A \ BC	00	01	11	10
0	0	0	0	0
1	1	1	1	0

$$7) F = \sum m(0, 1, 2, 6)$$

A \ BC	00	01	11	10
0	0	0	1	0
1	1	1	1	0

Q) Simplify using K-map

$$1) F = \sum m(0, 3, 5, 7, 6)$$

$$2) F = A\bar{B} + \bar{A}\bar{B}C + AB\bar{C}D + \bar{A}\bar{B}\bar{C} + A\bar{C}\bar{D}$$

Solⁿ

$$1) F = \sum m(0, 3, 5, 7, 6)$$

A \ BC	00	01	11	10
0	1		1	
1		1	1	1

$$F = \bar{A}\bar{B}\bar{C} + BC + AB + AC$$

$$2) F = A\bar{B} + \bar{A}\bar{B}C + AB\bar{C}D + \bar{A}\bar{B}\bar{C} + A\bar{C}\bar{D}$$

$$= A\bar{B}(C + \bar{C}) + \bar{A}\bar{B}C(D + \bar{D}) + AB\bar{C}D + \bar{A}\bar{B}\bar{C}(D + \bar{D}) + A\bar{C}\bar{D}(B + \bar{B})$$

$$= A\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + AB\bar{C}D + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + AB\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D}$$

$$= A\bar{B}C(D + \bar{D}) + A\bar{B}\bar{C}(D + \bar{D}) + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + AB\bar{C}D + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + AB\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D}$$

$$= A\bar{B}CD + A\bar{B}\bar{C}D + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + AB\bar{C}D + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + AB\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D}$$

$$= A\bar{B}CD + A\bar{B}\bar{C}D + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + AB\bar{C}D + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + AB\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D}$$


AB \ CD	00	01	11	10
00	1	1	1	1
01				
11	1	1		
10	1	1	1	1

28

$$F = \bar{B} + A\bar{C}$$

Combinational Logic Circuit

- Combinational logic circuit is a circuit consist of logic gates.
- It's output depend on combination of input variables.
- It does not have memory.
- It can have n numbers of input & m nos of output



Ex:- Adder, subtractor, multiplexers, demultiplexers, encoder, Decoder, comparator.

Combinational circuit Designing


- To design a combinational circuit we have to follow certain steps.

steps

1. Understand the problem
2. Determine the no.s of inputs & no.s of outputs
3. Give name to inputs & outputs
4. Make truth table depending on relation between inputs and outputs.
5. Draw k-map for individual output from truth table.
6. Write simplified boolean expression of individual output using k-map
7. Draw logic diagram.


Designing of Half Adder

- Half adder is a combinational logic circuit used to add two numbers each have single bit.
- It has two outputs i.e 'sum(s)' and 'carry(c)'



I/Ps		O/Ps	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


K-map for S




$$S = A\bar{B} + \bar{A}B + AB$$

$$= A \oplus B$$

K-map for C




$$C = A \cdot B$$



Realization of Half Adder using NAND gates only

Sum, $S = A \oplus B$


Carry, $C = A \cdot B$



Realization of Half Adder using NOR gates only

Sum, $S = A \oplus B$

Carry, $C = A \cdot B$



$$C = A \cdot B$$


$$= \overline{\overline{A \cdot B}} = \overline{\overline{A} + \overline{B}}$$

$$S = A \oplus B = \overline{\overline{A \oplus B}} = \overline{\overline{A \oplus B}}$$


$$= \overline{\overline{A \oplus B}}$$

Designing of Full Adder

- Full adder is a combinational logic circuit used to add two single bit numbers with carry.
- It has three inputs & two output "Sum (s)" and "output carry Cout".
- * The input carry is the carry from the previous addition in case of multiple bit




I/Ps			O/Ps	
A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




$$S = A \oplus B \oplus C_{in}$$


K-map for Cout



$$C_{out} = AC_{in} + AB + BC_{in}$$



Full Adder using two Half Adders




$$\begin{aligned}
 \text{Cout} &= C_{in} (A \oplus B) + AB \\
 &= C_{in} (A\bar{B} + \bar{A}B) + AB \\
 &= A\bar{B}C_{in} + \bar{A}BC_{in} + AB \\
 &= A(\bar{B}C_{in} + B) + \bar{A}BC_{in} \\
 &= A((B + \bar{B}) \cdot (B + C_{in})) + \bar{A}BC_{in} \\
 &= A(B + C_{in}) + \bar{A}BC_{in} \\
 &= AB + AC_{in} + \bar{A}BC_{in} \\
 &= AB + C_{in}(A + \bar{A}B) \\
 &= AB + C_{in}((A + \bar{A}) \cdot (A + B)) \\
 &= AB + C_{in}(A + B) \\
 &= AB + AC_{in} + BC_{in}
 \end{aligned}$$

Truth table

A	B	C _{in}	A ⊕ B	AB	A ⊕ B ⊕ C _{in} = S	C _{in} · (A ⊕ B) = y	AB + y = Cout
0	0	0	0	0	0	0	0
0	0	1	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	1	0	0	1	1
1	0	0	1	0	1	0	0
1	0	1	1	0	0	1	1
1	1	0	0	1	0	0	1
1	1	1	0	1	1	0	1

Full Subtractor designing

- Full subtractor performs the subtraction involving three bits i.e. minuend bit, subtrahend bit & the borrow to the previous state.
- The outputs are the difference D & the borrow signal.



A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-map for D


A \ B Bin	00	01	11	10
0	0	1	1	1
1	1	0	0	1

$$D = A \oplus B \oplus B_{in}$$

K-map for Bout


A \ B Bin	00	01	11	10
0	0	1	1	1
1	1	0	1	0

$$B_{out} = \bar{A}B_{in} + \bar{A}B + BB_{in}$$




4x1 Multiplexer

- A multiplexer or data selector is a combinational logic circuit that accepts several data inputs & allows only one of them at a time to go through to the output.
- The routing of the desired data input to the output is controlled by SELECT inputs (lines)
- It has 2^n inputs, n select lines & only one outputs.




Ex: - 4x1 Multiplexer designing



Truth table

s_1	s_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3


$$Y = \bar{s}_1 \bar{s}_0 D_0 + \bar{s}_1 s_0 D_1 + s_1 \bar{s}_0 D_2 + s_1 s_0 D_3$$




1 x 4 Demultiplexer

- Demultiplexers perform the reverse operation of multiplexer.
- It takes a single input & distributes it over several outputs. So demultiplexer is also called data distributor.
- It has one input, 2^n outputs & n select lines.
- The select line determines the output line to which the input data will be transmitted.

8



Ex:- 1x4 Demultiplexer designing



Truth table


s_1	s_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	D
0	1	0	0	D	0
1	0	0	D	0	0
1	1	D	0	0	0

$$Y_3 = s_1 s_0 D$$

$$Y_2 = s_1 \bar{s}_0 D$$


$$Y_1 = \bar{s}_1 s_0 D$$

$$Y_0 = \bar{s}_1 \bar{s}_0 D$$



Encoders

- An encoder is a device whose inputs are decimal digits or alphabetic characters & whose outputs are the coded representation of those inputs.
- It converts familiar numbers or symbols into coded format.
- An encoder has 2^n input lines & n output lines.
- Among the inputs only one is active at a time.



- It is used in input circuit of any digital system, like computer.

Decimal to BCD Encoder

- This encoder has inputs '0' to '9' so it has 10 input lines & produce o/p of 4 bits for each input.



10

Truth table

I_9	I_8	I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	O_3	O_2	O_1	O_0
0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	1	0	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	0	0	0	1	0	0
0	0	0	1	0	0	0	0	0	0	0	1	0	1
0	0	1	0	0	0	0	0	0	0	0	1	1	0
0	1	0	0	0	0	0	0	0	0	0	1	1	1
0	1	0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0	0	1


9 8 7 6 5 4 3 2 1 0 ← Decimal number

$$O_3 = I_8 + I_9$$

$$O_2 = I_4 + I_5 + I_6 + I_7$$

$$O_1 = I_2 + I_3 + I_6 + I_7$$

$$O_0 = I_1 + I_3 + I_5 + I_7 + I_9$$



Decoders


- Decoders do the reverse operation of encoder.
- This is a logic circuit that converts binary codes to familiar symbols or numbers.
- It has n input lines & 2^n output lines.
- For each combination of inputs, only one of the output will be active-high.



- It is used in output circuit of any digital system like computer.

3 line to 8 line Decoder / Binary to Octal

- In this decoder input lines are 3 no.s & output lines are 8 no.s.
- It convert binary input to octal output.



Truth table

I_2	I_1	I_0	O_7	O_6	O_5	O_4	O_3	O_2	O_1	O_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0
Octal number			7	6	5	4	3	2	1	0

$$O_0 = \bar{I}_0 \bar{I}_1 \bar{I}_2$$

$$O_1 = I_0 \bar{I}_1 \bar{I}_2$$

$$O_2 = \bar{I}_0 I_1 \bar{I}_2$$


$$O_3 = I_0 I_1 \bar{I}_2$$

$$O_4 = \bar{I}_0 \bar{I}_1 I_2$$

$$O_5 = I_0 \bar{I}_1 I_2$$


$$O_6 = \bar{I}_0 I_1 I_2$$

$$O_7 = I_0 I_1 I_2$$



2 bit Magnitude Comparator

- A comparator is a combinational logic circuit used to compare the magnitude of two binary number.
- It's output become high if two numbers are equal or greater than or smaller than other numbers.
- 2 bit magnitude comparator compare two 2 bits numbers.



• Here A is a binary number having two bits A_1, A_0
 B is a binary number having two bits B_1, B_0

$$A = A_1 A_0$$

$$B = B_1 B_0$$

Truth table

A_1, A_0	B_1, B_0	$A=B$	$A>B$	$A<B$
0 0	0 0	1	0	0
0 0	0 1	0	0	1
0 0	1 0	0	0	1
0 0	1 1	0	0	1
0 1	0 0	0	1	0
0 1	0 1	1	0	0
0 1	1 0	0	0	1
0 1	1 1	0	0	1
1 0	0 0	0	1	0
1 0	0 1	0	1	0
1 0	1 0	1	0	0
1 0	1 1	0	0	1
1 1	0 0	0	1	0
1 1	0 1	0	1	0
1 1	1 0	0	1	0
1 1	1 1	1	0	0

K-map for $A=B$

	$A_1 B_0$	00	01	11	10
$A_1 A_0$	00	1			
	01		1		
	11			1	
	10				1

K-map for $A > B$

	$A_1 B_0$	00	01	11	10
$A_1 A_0$	00				
	01	1			
	11	1	1		1
	10	1	1		


K-map for $A < B$

	$A_1 B_0$	00	01	11	10
$A_1 A_0$	00		1	1	1
	01			1	1
	11				
	10				1

$$\begin{aligned}
 (A=B) &= \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 B_0 + A_1 \bar{A}_0 B_1 \bar{B}_0 \\
 &= \bar{A}_1 \bar{B}_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0) + A_1 B_1 (A_0 B_0 + \bar{A}_0 \bar{B}_0) \\
 &= \bar{A}_1 \bar{B}_1 (A_0 \odot B_0) + A_1 B_1 (A_0 \odot B_0) \\
 &= (A_0 \odot B_0) (\bar{A}_1 \bar{B}_1 + A_1 B_1) \\
 &= (A_0 \odot B_0) (A_1 \odot B_1)
 \end{aligned}$$

$$A > B = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

$$A < B = \bar{A}_1 B_1 + \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_1 B_0$$



Sequential logic circuit


- In sequential logic circuit, the present output depends on the present input as well as past output.
- It is combinational circuit with memory, and feedback.



- Examples are :- flip flop, registers, counter.
- sequential logic circuit is two types.
 1. Synchronous
 2. Asynchronous.
- Synchronous sequential circuit runs with same clock pulse.
- Asynchronous sequential circuit runs with different clock pulses.

clock

- clock is the signal that control the outputs of the sequential circuit.
- The sequential circuit responds the inputs only when clock signal is present at the input.
- It is a square wave with constant frequency.



$T = \text{time period}, f = \frac{1}{T}$


- clock signal has duty cycle to 50%
Time base which signal is high

Duty cycle = $\frac{\text{Total time}}{\text{Total time}}$


= $\frac{t/2}{t} = \frac{1}{2} = 50\%$

- Time duration of high level = Time duration of low level.


Triggering Methods




Triggering




1) Positive level triggering :- It the flip flop is operated with the clock signal when it is in logic high, then that type of triggering is known as positive level triggering




2) Negative level triggering :- It the flip flop is operated with the clock signal when it is in logic low, then that type of triggering is known as Negative level triggering.



3) Positive edge triggering :- It the flip flop is operated with the clock signal that is transitioning from logic low to logic high, then that type of triggering is known as positive edge triggering.




4) Negative edge triggering :- It the flip flop is operated with the clock signal that is transitioning from logic high to logic low, then that type of triggering is known as negative edge triggering.



SR latch

- The basic storage element is called latch.
- It stores single bit numbers i.e '1' or '0', until other I/O come.
- It is of two types,
 1. NOR SR latch
 - NAND SR latch.

NOR SR latch



- 'R' represents the word Reset.
- 'S' represents the word set.

when $R=1, Q=0$

when $S=1, Q=1$

truth table of NOR gate

A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

Case-1

when $S=1, R=0$

then $Q=1, \overline{Q}=0$

when $S=0, R=0$ (no inputs)

then $Q=1, \overline{Q}=0$ (data remain stored)

5

Case - II

when $S=0, R=1$

then $Q=0, \bar{Q}=1$

when $S=0, R=0$ (no inputs)

then $Q=0, \bar{Q}=1$ (data remain stored)

Case - III

when $S=1, R=1$

then $Q=0, \bar{Q}=0$ (not true)

if $S=0, R=0$

then if $Q=0, \bar{Q}=1$


if $\bar{Q}=0, Q=1$

[Give different data at Q
so this condition is not used]

Truth table for SR latch with NOR gates

S	R	Q	\bar{Q}
0	0	Same as before	
0	1	0	1
1	0	1	0
1	1	Not used	

NAND SR latch




truth table

S	R	Q	\bar{Q}
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Same as before	

SR flip flop

- This is a one bit memory device.
- Its output is controlled by clock signal.
- 's' stands for 'set' and 'R' stands for 'reset'
- 'set' means output = 1 ; 'Reset' means output = 0
- when $s=1$, device become set; when $R=1$, device become reset.



SR flip flop
Truth table of SR latch

S^*	R^*	Q	\bar{Q}
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	same as before	

$$S^* = \overline{S \cdot clk} = \bar{S} + \bar{clk}$$

$$R^* = \overline{R \cdot clk} = \bar{R} + \bar{clk}$$

- It has three inputs S, R & clk . It has two outputs Q & \bar{Q} .
- when $clk=0$, then $S^*=1$ & $R^*=1$, no matter what is the value of S & R , Q & \bar{Q} will be "same as before."
- when $clk=1$, then $S^*=\bar{S}$ & $R^*=\bar{R}$
- when $clk=1$, $S=0, R=0$, then $S^*=1, R^*=1$, Q & \bar{Q} will be "same as before?"


- when $clk=1, S=0, R=1$, then $S^* = 1, R^* = 0, Q=0, \bar{Q}=1$
- when $clk=1, S=1, R=0$, then $S^* = 0, R^* = 1, Q=1, \bar{Q}=0$
- when $clk=1, S=1, R=1$, then $S^* = 0, R^* = 0, Q$ & \bar{Q} become "not used."

Truth table of SR flip flop


clk	S	R	Q	\bar{Q}
0	x	x	same as before	
1	0	0	same as before	
1	0	1	0	1
1	1	0	1	0
1	1	1	Not used.	

Preset and clear inputs

- Preset and clear inputs are overriding inputs.
- These inputs does not work with clock signal so these are also called asynchronous input.



- when Preset & clear inputs are active then the inputs & clock signal has no control over the output of flip flop so these inputs are called overriding inputs.
- when Preset = 0, then $Q = 1, \bar{Q} = 0$
- when clear = 0, then $Q = 0, \bar{Q} = 1$



- when $PR=0$ & $CLR=0$ then $Q=\bar{Q}$ so this condition is not used.
- when $PR=0$, $CLR=1$ then $Q=1$
- when $PR=1$, $CLR=0$, then $Q=0$
- when $PR=1$, $CLR=1$, then no effect of PR & CLR inputs on flip flop & the flip flop functions normally depending of S , R & clk inputs.

Truth table



PR	CLR	Q
0	0	not used
0	1	1
1	0	0
1	1	ff will function normally.

- Bubble at the inputs of Preset & clear indicate that these are active low signals.

9)

J-K flip flop

The function of JK flip flop is identical to that of SR flip flop except that it has no 'unused' state like that of SR flip flop.



It has three inputs J, K, clk & two outputs Q & Q-bar.

Truth table of SR latch

S*	R*	Q	Q-bar
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	same as before	

when $clk=0$ then $S^*=1, R^*=1$ so no change in the outputs whatever may be the value of J & K.

when $clk=1, J=0, K=0$, then $S^*=1, R^*=1$ so no change in the output.

- (10)
- when $clk=1, J=0, K=1$, let $Q_n=0$ & $\overline{Q_n}=1$ then
 $S^* = 1, R^* = 1, Q_{n+1} = \text{no change} = 0$
 $\overline{Q_{n+1}} = 1$
 - let $Q_n=1$, & $\overline{Q_n}=0$ then
 $S^* = 1, R^* = 0, Q_{n+1} = 0$
 $\overline{Q_{n+1}} = 1$

- when $clk=1, J=1, K=0$, let $Q_n=0$ & $\overline{Q_n}=1$ then
 $S^* = 0, R^* = 1, Q_{n+1} = 1, \overline{Q_{n+1}} = 0$
- let $Q_n=1, \overline{Q_n}=0$ then
 $S^* = 0, R^* = 1, Q_{n+1} = 1, \overline{Q_{n+1}} = 0$

- when $clk=1, J=1, K=1$, let $Q_n=0, \overline{Q_n}=1$ then
 $S^* = 0, R^* = 1, Q_{n+1} = 1, \overline{Q_{n+1}} = 0$
- let $Q_n=1, \overline{Q_n}=0$ then
 $S^* = 1, R^* = 0, Q_{n+1} = 0, \overline{Q_{n+1}} = 1$

Here pattern of Q_{n+1} & $\overline{Q_{n+1}}$ will be as below,

$$Q_{n+1} = 0, 1, 0, 1, 0, 1$$

$$\overline{Q_{n+1}} = 1, 0, 1, 0, 1, 0$$

means output become toggling. And this condition is called race around condition.


Truth table of JK flip flop

clk	J	K	Q_n	Q_{n+1}	state
0	x	x	x	No change (Q_n)	
1	0	0	x	No change (Q_n)	
1	0	1	x	0	Reset
1	1	0	x	1	set
1	1	1	x	$\overline{Q_n}$	toggle

Race Around condition

- For J-K flip flop, if $J=K=1$ and if clock=1 for a long period of time, then Q output will toggle as long as clock is high, which makes the output of the flip flop unstable or uncertain. This problem is called race around condition.

- Below is the wave diagram of Race around condition




- If delay of ff $< T/2$ time then we get Q_{n+1}
- If delay of ff $> T/2$ time then $Q_{n+1}=0$
- Race around condition is uncontrolled toggling.
- If toggling can be controlled then this can be used in sequential circuit called counter.
- Conditions to overcome Race Around condition


- $\frac{T}{2} < \text{propagation delay of FF}$
- Using edge triggering
- Master-slave

Master slave JK flip flop

- It is used to avoid race around condition occurs in J-K flip flop when $J=K=1$ with clock presence.
- It's operation is same as the negative edged triggering flip flop.




- It works properly for all combination of inputs.
- When clock is high master is operational & slave is not operational.
- when clock is low master is not operational & slave is operational.
- when $K=J=1$ for high clock signal instead of toggling continuously it will toggle once for a single clock cycle.
- when $J=K=1$ the waveform of Q_m & Q are shown below.



Edge triggered D Flip Flop

- D flip flop is the modified form of SR flip flop.
- D stands for data.
- To avoid the requirement of two signals as inputs & forbidden condition this flip flop comes into picture.



- Above figure is the positive edge triggered D flip flop.
- The clock signal become clock pulse for a very small time i.e 45 ns using ~~three~~ Not gates & a AND gate.
- each NOT gate has a delay of 15 ns.
- To make the flip flop to work at negative edge triggering it is required to replace AND gate by NOR gate.

SR-ff truth table

clk	S	R	Q	\bar{Q}
1	0	0	same as before	
1	0	1	0	1
1	1	0	1	0
1	1	1	Not used	
0	x	x	same as before	

Case-1
 when $D=0$ then $S=0, R=1$ So $Q=0, \bar{Q}=1$

Case-2
 when $D=1$ then $S=1, R=0$ So $Q=1, \bar{Q}=0$


Case-3
 when $clk=0$, ff is not functioning. what ever may be the value at D; output does not change.

Truth table of D ff

clk	D	Q_{n+1}
0	x	Q_n
1	0	0
1	1	1

Edge triggered T flip flop

- When the two inputs of clocked JK flip flop are shorted to make one input then the flip flop is called T-flip flop.
- T stands for Toggle



- Above figure is the positive edge triggered T flip flop.
- The duration of clock pulse is 45 ns using three NOT gates & a AND gate.

- Each NOT gate has a delay of 15 ns.
- To make the flipflop to work in negative edge triggering it is required to replace AND gate with NOR gate.

Case-1
when $clk=0$, then flip flop does not respond. Q & \bar{Q} remain same as before.

Case-2
when $clk=1$, $T=0$ then $J=0$, $k=0$, Q & \bar{Q} remain same as before.

Case-3
when $clk=1$, $T=1$ then $J=K=1$, Q become in toggle mode.

clk	T	Q_n	Q_{n+1}	state
0	x	x	Q_n	No change
1	0	x	Q_n	No change
1	1	x	\bar{Q}_n	Toggle

Application of flip flop

Applications of flip flops are as below.

- Counter
- Storage register
 - Parallel data storage
 - Serial data storage
- Shift register
 - Parallel to serial conversion
 - Serial to parallel conversion
- Frequency Dividers.

①

COUNTER

- Counter is a sequential circuit used to count number of pulses.
- It is also used as frequency divider.
- Counter contains set of flip flop.
- A n-bit counter requires n number of flip flop, and can count 2^n states.
- Each state frequency = $\frac{\text{clock frequency}}{2^n}$ or $T_s = 2^n T_c$
- Depending on the application of clock pulse counter is of two types
 - Asynchronous/Ripple counter
 - Synchronous counter.
- Depending on progression of counting the counter is three types
 - Up counter
 - Down counter
 - UP/Down counter.


Asynchronous

- Flip flops are connected in such a way that the o/p of first flip flop drives the clock of next flip flop.
- Flip flops are not clocked simultaneously.
- Circuit is simple for more number of states.

Synchronous

1. There is no connection between o/p of first flip flop and clock of next flip flop.
2. Flip flops are clocked simultaneously.
3. Circuit becomes complicated as number of states increases.

- Speed is slow as clock is propagated through number of stages.
- speed is high as clock is given at a same time.



Modulus of a counter

- The number of states passed by the counter before going to its initial state is called modulus of counter.


$$\text{modulus} = 2^n$$

where n = no. of bits a counter has


Ex: 2 bit counter has modulus = $2^2 = 4$

4-bit asynchronous up counter

- 4 bit asynchronous up counter consist of 4 ffs which count from 0000 to 1111.



- All the FF_s are negative edge triggered & connected in toggle mode.
- Output Q_A of FF_A is given as clock pulse to the next FF . FF_B i/p Q_B is applied as clock pulse to the FF_C & the o/p Q_C is applied as clock pulse to the FF_D .
- outputs of counter are $Q_D Q_C Q_B Q_A$.
- Last FF output i.e. Q_D is the MSB & 1st FF output i.e. Q_A is the LSB.
- Each FF toggle when negative edge of clock pulse occurs.
- modulus of this counter = $2^4 = 16$ means it has 16 nos of states i.e. 0000 to 1111
- maximum count = $2^n - 1 = 2^4 - 1 = 15$



(Timing diagram)





- By looking the timing diagram waveform we can make a table which shows how the counter counts.

clk	Q_D	Q_C	Q_B	Q_A	Decimal equivalent
Initially	0	0	0	0	0
1st (\downarrow)	0	0	0	1	1
2nd (\downarrow)	0	0	1	0	2
3rd (\downarrow)	0	0	1	1	3
4th (\downarrow)	0	1	0	0	4
5th (\downarrow)	0	1	0	1	5
6th (\downarrow)	0	1	1	0	6
7th (\downarrow)	0	1	1	1	7
8th (\downarrow)	1	0	0	0	8
9th (\downarrow)	1	0	0	1	9
10th (\downarrow)	1	0	1	0	10
11th (\downarrow)	1	0	1	1	11
12th (\downarrow)	1	1	0	0	12
13th (\downarrow)	1	1	0	1	13
14th (\downarrow)	1	1	1	0	14
15th (\downarrow)	1	1	1	1	15
16th (\downarrow)	0	0	0	0	0

4-bit asynchronous down counter

- It count from 1111 to 0000.






(fig-2)

From the (fig-1) the state table is as follows

clk	Q _D	Q _C	Q _B	Q _A	outputs				Decimal equivalent
					\bar{Q}_D	\bar{Q}_C	\bar{Q}_B	\bar{Q}_A	
Initially	0	0	0	0	1	1	1	1	15
1 st (↓)	0	0	0	1	1	1	1	0	14
2 nd (↓)	0	0	1	0	1	1	0	1	13
3 rd (↓)	0	0	1	1	1	1	0	0	12
4 th (↓)	0	0	0	0	1	0	1	1	11
5 th (↓)	0	0	0	1	1	0	1	0	10
6 th (↓)	0	1	0	0	1	0	0	1	9
7 th (↓)	0	1	1	0	1	0	0	0	8
8 th (↓)	0	1	1	1	0	1	1	1	7
9 th (↓)	1	0	0	0	0	1	1	0	6
10 th (↓)	1	0	1	0	0	1	0	1	5
11 th (↓)	1	0	1	1	0	1	0	0	4
12 th (↓)	1	1	0	0	0	0	1	1	3
13 th (↓)	1	1	0	1	0	0	1	0	2
14 th (↓)	1	1	1	0	0	0	0	1	1
15 th (↓)	1	1	1	1	0	0	0	0	0
16 th (↓)	0	0	0	0	1	1	1	1	15


Timing diagram of fig-2 is as follows.



- Outputs of fig-2 are Q_D Q_C Q_B Q_A. Q_D is the MSB & Q_A is the LSB.
- If we see the output states of fig-2 from timing diagram & compare the output states of fig-1 from table then we can see the o/p of fig-2 is same as o/p of fig-1.
- Hence the function of fig-1 & fig-2 circuit is same i.e. down counting from 1111 to 0000.

4-bit asynchronous up/down counter

- This counter can work as up counter or can be used as down counter.
- A mode control input (M) is used to select either up or down mode.
- A combinational circuit is required between each pair of flip flop.




Y is the clock pulse to the next flip flop.
 Q & \bar{Q} are the outputs of previous flip flop.

- Let $M=0$ then up counter, $Y=Q$
- $M=1$ then down counter, $Y=\bar{Q}$

M	Q	\bar{Q}	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

M	$\bar{Q}Q$	01	11	10
0	0	0	1	1
1	1	1	1	0

$$Y = \bar{M}Q + M\bar{Q}$$



Asynchronous decade (BCD) counter / Mod-10 counter

- This counter count from 0000 to 1001.
- As o/p is in 4 bit it requires 4 flip flops to construct.
- Normal operation takes place up to 9th clock.
 means for 1st clock pulse o/p is 0001
 for 2nd clock pulse o/p is 0010


for 9th clock pulse o/p is 1001

- For 10th clock pulse o/p is temporarily 1010. Immediately it is forced to become reset to 0000.

state table

clk	Q _D	Q _C	Q _B	Q _A
Initially	0	0	0	0
1 st (↓)	0	0	0	1
2 nd (↓)	0	0	1	0
3 rd (↓)	0	0	1	1
4 th (↓)	0	1	0	0
5 th (↓)	0	1	0	1
6 th (↓)	0	1	1	0
7 th (↓)	0	1	1	1
8 th (↓)	1	0	0	0
9 th (↓)	1	0	0	1
10 th (↓)	1	0	1	0
	↓	↓	↓	↓
	0	0	0	0

state digram



- To reset the outputs at 10th clock pulse one NAND gate is required. Output of NAND gate is given to the clear input.


When $CIR=0$, $Q=0$ (Reset)

$PR=0$, $Q=1$ (set)

$CIR=1$, no effect on FF

$PR=1$, no effect on FF

logic 1



Notes

1. Negative edge triggered $\rightarrow \bar{Q}$ is clock ; up counter
Positive edge triggered $\rightarrow Q$ is clock ; up counter
Negative edge triggered $\rightarrow \bar{Q}$ is clock ; down counter
Positive edge triggered $\rightarrow Q$ is clock ; down counter

2.



Then the total mode is $\Rightarrow MN$

Designing of synchronous counter

steps

1. Decide the number of flipflops & type of flip flop.
2. Excitation table of flip flop.
3. state diagram & circuit excitation table
4. obtain simplified equation using K-map
5. Draw the logic diagram.

4 bit synchronous up counter using JK ff

step-1

Number of flipflops required is 4 as it is a 4-bit counter.

step-2


Excitation table of JK ff

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Truth table of JK ff

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

step-3



① circuit excitation table

Q_4	Q_3	$Q_2 Q_1$	Q_4^+	Q_3^+	$Q_2^+ Q_1^+$	$J_4 K_4$	$J_3 K_3$	$J_2 K_2$	$J_1 K_1$
0	0	00	0	0	01	0x	0x	0x	1x
0	0	01	0	0	10	0x	0x	1x	x1
0	0	10	0	0	11	0x	0x	x0	1x
0	0	11	0	1	00	0x	1x	x1	x1
0	1	00	0	1	01	0x	x0	0x	1x
0	1	01	0	1	10	0x	x0	1x	x1
0	1	10	0	1	11	0x	x0	x0	1x
0	1	11	1	0	00	1x	x1	x1	x1
1	0	00	1	0	01	x0	0x	0x	1x
1	0	01	1	0	10	x0	0x	1x	x1
1	0	10	1	0	11	x0	0x	x0	1x
1	0	11	1	1	00	x0	1x	x1	x1
1	1	00	1	1	01	x0	x0	0x	1x
1	1	01	1	1	10	x0	x0	1x	x1
1	1	10	1	1	11	x0	x0	x0	1x
1	1	11	0	0	00	x1	x1	x1	x1

Here Q_1, Q_2, Q_3, Q_4 are the present states, $Q_1^+, Q_2^+, Q_3^+, Q_4^+$ are the next states of ffs.

step-4

	$Q_2 Q_1$	00	01	11	10
$Q_4 Q_3$	00	0	0	0	0
	01	0	0	1	0
	11	x	x	x	x
	10	x	x	x	x

$J_4 = Q_1 Q_2 Q_3$

	$Q_2 Q_1$	00	01	11	10
$Q_4 Q_3$	00	x	x	x	x
	01	x	x	x	x
	11	0	0	1	0
	10	0	0	0	0

$K_4 = Q_1 Q_2 Q_3$

	$Q_2 Q_1$	00	01	11	10
$Q_4 Q_3$	00	0	0	1	0
	01	x	x	x	x
	11	x	x	x	x
	10	0	0	1	0

$J_3 = Q_1 Q_2$

(12)

	$Q_2 Q_1$	00	01	11	10
Q_3	00	X	X	X	X
	01	0	0	1	0
	11	0	0	1	0
	10	X	X	X	X

$K_3 = Q_1 Q_2$

	$Q_2 Q_1$	00	01	11	10
Q_3	00	0	1	X	X
	01	0	1	X	X
	11	0	1	X	X
	10	0	1	X	X

$J_2 = Q_1$

	$Q_2 Q_1$	00	01	11	10
Q_3	00	X	X	1	0
	01	X	X	1	0
	11	X	X	1	0
	10	X	X	1	0

$K_2 = Q_1$


	$Q_2 Q_1$	00	01	11	10
Q_3	00	1	X	X	1
	01	1	X	X	1
	11	1	X	X	1
	10	1	X	X	1

$J_1 = 1$

	$Q_2 Q_1$	00	01	11	10
Q_3	00	X	1	1	X
	01	X	1	1	X
	11	X	1	1	X
	10	X	1	1	X

$K_1 = 1$

step-5




Registers

- Register is a storing device used to store more than one bit.
- It is made of group of flipflop.
- The n -bit register consist of ' n ' number of flipflops and is capable of storing ' n ' bit data.
- It is made of D-flipflop.
- All the flipflops are given "clock signal" at the same time.
- One independent control signal called 'LOAD' is given to register to hold the stored data even it nos of clock signal passes.
- LOAD is two types

1. synchronous i.e. clock \uparrow LOAD \uparrow

2. Asynchronous i.e. LOAD \uparrow

- when LOAD is \uparrow (high) ff will allowed to store.
- when LOAD is \downarrow (low) ff is not allowed to change the O/P.




- Depending on the way inputs are given and the way outputs are taken, registers are four types

 1. SISO (Serial IN Serial OUT)
 2. SIPO (Serial IN Parallel OUT)
 3. PIPO (Parallel IN Parallel OUT)
 4. PISO (Parallel IN Serial OUT)

SISO shift register


- This is a sequential circuit used for data storage, transmissions, arithmetic & logic operation.



- Above figure is 4-bit SISO right shift register.
- Data to be stored is given to the D_{in} input of FF3.
- Bits of data are shifted one by one from one FF to next FF.
- Serial output is taken from last flipflop FF0.
- Let the data we want to store is 1111.
- What will be the outputs Q_3, Q_2, Q_1, Q_0 when clock pulses are applied is listed below.

clk	Q_3	Q_2	Q_1	Q_0
Initially	0	0	0	0
1st (\downarrow)	1	0	0	0
2nd (\downarrow)	1	1	0	0
3rd (\downarrow)	1	1	1	0
4th (\downarrow)	1	1	1	1


Timing diagram



- It requires four clock pulse to store four bit data.
- It requires more three clock pulse to get all the bits of data at serial out.
- So it requires total 7 clock pulse to store & retrieve data in serial manner.

SIPO shift register


- In SIPO shift registers, the data is stored into the register serially while it is retrieved from it in parallel manner.
- This register is same as SISO. but here outputs are taken from all the flipflop, i.e. Q_3, Q_2, Q_1, Q_0 .



∴ Let the data to be stored is 1111.

- What will be the outputs Q_3, Q_2, Q_1, Q_0 when clock pulses are applied is listed below.


clk	Q_3	Q_2	Q_1	Q_0
Initially	0	0	0	0
1st \downarrow	1	0	0	0
2nd \downarrow	1	1	0	0
3rd \downarrow	1	1	1	0
4th \downarrow	1	1	1	1



- It requires four clock pulse to store four bit data.
- But to retrieve no clock pulse require as data bits are already available at Q_3, Q_2, Q_1, Q_0 .

PIPO Shift register

- In this register data are stored in parallel manner i.e. all the bits of data are stored at the same time to the individual flipflop.
- Data can also be retrieved in parallel manner i.e. all the bits of data can be retrieved at the same time from individual flipflop.




- D_3, D_2, D_1, D_0 are the data inputs. Q_3, Q_2, Q_1, Q_0 are the data output.

- When negative edge of clock pulse come then $D=Q$
- It requires one clock pulse to store & retrieve data.

PISO shift register

- In this register data are stored in parallel manner.
- So it needs 4 input lines for data storage for 4 bit PISO shift register.
- Here data can be retrieved in serial manner through single output line.
- So shifting of bits of data needed from one flip flop to other.



- This is the figure of 4-bit PISO shift register.
- It has a control line 'Shift/LOAD' and combinational circuit of AND and OR gates.
- When 'Shift/LOAD' line is made low, A₂ AND gates of all combinational circuits become active while A₁ gates become inactive.

- Thus the bits of the input data appears as inputs to the gates A_2 are passed on as the outputs of OR gates at each individual.
- This causes the individual bits of the data to be loaded into respective flip flops at the appearance of first negative edge of clock.
- When 'shift/LOAD' line is made high, A_1 AND gates of all combinational circuit become active & A_2 AND gates become inactive.
- This causes output bit of each flip flop to appear at the output of the OR gate
- When -ve edge of 2nd clock appears then Q_0 appears at Q_1 , Q_1 appears at Q_2 , Q_2 appears at Q_3
- This is the right shifting of data stored within the register by one bit.
- Similarly for each of the further clock pulses applied, one bit exits through the output line which is nothing but the serial output.
- Thus in 4-bit PISO shift register first clock pulse is required to load & further three clock pulses are required to get 4-bit data at the output line.

Microprocessor

(1)

Introduction to Microprocessor

- Microprocessor is a central processing unit (CPU) on a single chip that contains millions of transistors.
- It is a multipurpose, clock driven, register based, digital-integrated circuit which accepts binary data as input, processes it according to instructions stored in its memory and provides results as output.
- Microprocessor operations include adding, subtracting, comparing two numbers and fetching numbers from one area to another.
- This is also known as the brain of the computer system.

Introduction to Microcomputer


- A digital computer in which one microprocessor has been provided to act as a CPU, is called micro computer.
- A desktop computer and portable computer like laptop, notebook, palmtop etc contain one microprocessor to act as CPU and hence they come under the category of microcomputer.



Architecture of Microprocessor

- It is an 8-bit microprocessor.
- It is manufactured with N-mos technology.
- It has 16-bit address bus (line) and hence can address up to $2^{16} = 2^{16} = 65536$ bytes or 64KB memory capacity.
- It supports external interrupt request.

- It is enclosed with 40 pins DIP.
- It requires a +5V power supply and operates at 3.2 MHz single phase clock.



It consists of three main sections.

1. Register unit.
2. Timing and control unit
3. Arithmetic and logic unit.

Register unit:

General purpose register :-

- It has six general purpose register to store 8-bit

data temporarily during execution of program. (3)

- These registers are named as B, C, D, E, H and L.
- These registers are 8-bits but whenever the microprocessor has to handle 16-bit data, these registers can be combined as register pairs - BC, DE & HL.

Program Counter (PC) :-

- It is a 16 bit special-purpose register.
- Microprocessor uses this register to sequence the execution of the instructions.
- The function of program counter is to point to the memory address from which the next byte is to be fetched.
- When a byte of instruction is being fetched, the program counter is incremented by one to point to the next memory location.

Stack pointer (SP) :-

- It is a 16 bit special-purpose register.
- This is also a memory pointer.
- It points to a memory location in R/W memory, called the stack.
- The beginning of the stack is defined by loading 16-bit address in the stack pointer.

Address Buffer register & Data/Address Buffer register:

- These register hold the address/data, received from PC/ internal data bus and then load the external address and data buses.
- These register actually behave as the buffer stage between the microprocessor and external system buses.

Control unit

- Control unit generates signals within microprocessor to

(4)

Carry out the instruction, which has been decoded.

- The control unit itself consists of three parts; i.e. instruction register (IR), instruction decoder, machine cycle encoder and timing and control unit.

Instruction Register:-

- This register holds the machine code of the instruction.
- When microprocessor executes a program it reads the opcode from the memory, this opcode is stored in the Instruction Register.

Instruction Decoder & Machine cycle encoder:-

- The IR sends the machine code to this unit.
- This unit, as its name suggests, decodes the opcodes and finds out what is to be done in response of the coming opcode and how many machine cycles are required to execute this instruction.

Timing & Control unit:-

- It causes certain connections between blocks of the microprocessor to be opened or closed, so that the data goes where it is required and the ALU operation occur.

Arithmetic & Logic unit:-

- The ALU performs the arithmetic & logic operations such as 'add', 'subtract', 'AND', 'OR', etc.
- ALU uses temporary register and from accumulator to perform the arithmetic operations and always stores the result in accumulator.
- ALU consists of accumulator, flag register & temporary register.

Accumulator:-

- This is an 8-bit register that is a part of ALU.
- It holds one of the operands of an arithmetic & logic operation.

- The result of an arithmetic & logic operation is stored in the accumulator.
- It is also identified as register A .

Flags register:-

- This flags register contains five flip flops.
- The flip flops are set or reset according to the conditions arise during an arithmetic & logic operation.
- These flags registers are zero (Z), carry (CS), sign (S), parity (P) & auxiliary carry (AC).

Interrupt Control:-

- The interrupt control unit has 5 interrupt inputs TRAP, RST 7.5, RST 6.5, RST 5.5 & INTR and one acknowledge signal INTA.

Serial IO Control:-

- IO control provides two lines, SOD and SID for serial communication.
- The serial output data (SOD) line is used to send data serially and serial input data line (SID) is used to receive data serially.

Flags Register

- It consists of 5 flip flop which changes its status according to the result stored in an accumulator after arithmetic or logic operation.
- It is also known as status registers.
- The five status flags of Intel 8085 are Carry (CS), Parity (P), Auxiliary carry (AC), Zero (Z), Sign (S)



(6) Carry flag (CS) :-

- After the execution of an arithmetic operation
 $CS = 1$ if carry out from MSB (most significant bit) on addition or there will be borrow into the MSB on subtraction.

$CS = 0$, otherwise

- CS is also affected by shift and rotate instructions.

Parity flag (P) :-

$P = 1$, if even number of one bits in result.

$P = 0$, if odd number of one bits in result

Auxiliary carry flag (AC) :-

$AC = 1$, if carry out from bit 3 on addition or there is borrow into the bit 3 on subtraction

$AC = 0$, otherwise

Ex:- ADD CB and E9

CB = 1100 1011

E9 = 1110 1001

01B4 = 1101 0100

Zero flag (Z) :-

$Z = 1$, for a zero result

$Z = 0$, for a non zero result

Sign flag (S) :-

$S = 1$, when result has 1 in the MSB (most significant bit)


$S = 0$, when result has 0 in the MSB

PSW (Program status word)

- The combination of five bits of flag register & three undefined bits is called program status word.
- PSW and accumulator are treated as a 16-bit unit for stack operation.
- Accumulator is higher order register & PSW is the lower order register.

Pin Description of Intel 8085

Intel 8085 is a 40 pins IC.



$A_8 - A_{15}$ (output):-

- These are address bus and are used for the most significant bits of the memory address or 8 bits of I/O address.

⑧ $AD_0 - AD_7$ (input/output) :-

- These are time multiplexed address/data bus.
- They are used for the least significant 8 bits of the memory on I/O address during the first clock cycle of a machine cycle.
- Again they are used for data during second and third clock cycles.

ALE (output) :-

- It is an "address latch enable" signal.
- This signal is connected to the enable input of address latch circuit.
- When this signal is high the lower 8 bits of address stores in address latch.
- It goes high during first clock cycle of machine cycle.
- when $ALE = 1$, $AD_0 - AD_7$ contain address
= 0, $AD_0 - AD_7$ contain data

$I/O/\bar{M}$ (output) :-

- $I/O/\bar{M} = 1$, Address on address bus is for I/O device.
- $I/O/\bar{M} = 0$, Address on address bus is for memory location.

S_0, S_1 (output) :-

- S_0, S_1 are status signals. These are used to specify the kind of operation being performed.

S_1	S_0	operation
0	0	Halt
0	1	write
1	0	Read
1	1	Fetch

\bar{RD} (output) :-

when $\bar{RD} = 0$, read operation occurs.

\overline{WR} (output) :-
when $\overline{WR} = 0$, write operation occurs.

Ready (input) :-

- It is used by the μp to sense whether a peripheral is ready to transfer data or not.

Ready = 1, peripheral is ready to send or receive data
= 0, wait state; μp waits till it goes high.

Hold (input) :-

- This signal is used by the external devices to request the microprocessor bus using the buses to transfer data from I/O device to the memory or vice-versa.

HLD \overline{A} (output) :-

- This is 'hold' acknowledgement.
- It indicates that the CPU has received the 'Hold'.

HLD \overline{A} = 1, microprocessor release address bus, data bus, \overline{RD} , \overline{WR} , I/O \overline{M}

= 0, microprocessor take over address bus, data bus, \overline{RD} , \overline{WR} , I/O \overline{M}

INTR (input) :-

- It is an interrupt signal used by I/O devices to transfer data.

- It has lower priority

- INTR = 1, Program Counter will not be allowed to increase.

\overline{INTA} (output) :-

- It is an interrupt acknowledgement sent by microprocessor after 'INTR' is received.

RST 7.5, 6.5, 5.5 (inputs) :-

- These are maskable interrupt.

- When an interrupt is recognised, the next instruction is executed from a fixed location in the memory.

10

Interrupt

Location from which next instruction is picked up

TRAP	0024
RST 5.5	002C
RST 6.5	0034
RST 7.5	003C

Trap (Input) :-

- This is non-maskable interrupt.
- It is the highest priority interrupt.
- It is used for power failure and emergency shutdown.

Reset IN (Input) :-

$\overline{\text{Reset IN}} = 0$, reset the microprocessor.

• This input has

(i) Program counter is reset

(ii) IR is reset

(iii) All interrupts except TRAP are disabled and masked.

(iv) SOD line is forced to 0.

(v) Data, address & control bus are in tri-state.

- microprocessor remains in Reset state until the $\overline{\text{Reset IN}}$ goes high.

Reset OUT (output) :-

• It indicates that the CPU is being reset.

• This resets all the peripheral devices.

X₁, X₂ (input) :-

• A crystal oscillator is connected at these two pins.

• This frequency is internally divided by 2.

CLK (output) :-

• It is a clock output for peripheral devices interfaced with the microprocessor.

(17)
SID (input) :-

- The data on this line is loaded into the 7th bit of the accumulator when "RIM" instruction is executed.

SOD (output) :-

- The 7th bit of the accumulator is output on SOD line when "SIM" instruction is executed.

VCC :- +5 volt supply

VSS :- Ground

NOTES

- The order of priority of interrupts is as follows:

TRAP (highest priority)

RST 7.5

RST 6.5

RST 5.5

INTR (lowest priority)

Stack

- The stack is a sequence of memory location set aside by a programmer to store/retrieve the contents of accumulator, flag, program counter and general-purpose registers during the execution of a program.
- Any part of the memory can be used as stack.
- Stack works on Last In First out (LIFO) principle.

Stack instruction :-

(i) LXI SP

- This will initialize the stack pointer & define the stack location 87 memory.

Ex- LXI 2489


12

(i) PUSH RP

- RP = Register Pair
- When this instruction is executed the contents of the register pair copied into the stack.
- First, the stack pointer register is decremented and the content of the higher order register (B/D/H/A) is copied into the location.
- Then the stack pointer register is decremented again and the contents of the lower order register (C/E/L/blogs) is copied to the location.

```

EX:- LXI 2489
      PUSH B
      PUSH D
  
```



(After PUSH operation)

(ii) POP RP

- When this instruction is executed the contents of the memory location pointed out by the stack pointer register is copied to the lower order register (C/E/L/blogs).
- Then the stack pointer is incremented by 1 and the contents of that memory location is copied to the higher order register (B/D/H/A).
- The stack pointer register is again incremented by 1.

```

EX:- POP D
      POP B
  
```



Stack top

This is the top most location in stack.

Interrupts

- Interrupt is the mechanism by which the control of processor is transferred from its current program execution to another program having higher priority.
- The interrupt signal may be given to the processor by external peripheral device.
- The program that is executed after interrupt signal is received is called interrupt service routine (ISR)
- After execution of ISR the processor must return to the interrupted program.
- Interrupts can be classified into various categories based on different parameters :-

- ① Hardware & software interrupts
- ② Vectorized & non-vectorized interrupts
- ③ Maskable & non-maskable interrupts

Hardware Interrupts

- When microprocessor receive interrupt signals through pins of microprocessor, they are known as hardware interrupt.
- There are 5 hardware interrupts in 8085 microprocessor. i.e INTR, RST 7.5, RST 6.5, RST 5.5, TRAP.

Software Interrupts

- These interrupts are inserted in between the program.
- These are the instructions of microprocessor.
- There are 8 software interrupts in Intel 8085.
- They are RST 0, RST 1, RST 2, RST 3, RST 4, RST 5, RST 6, RST 7.

Vectorized Interrupts

- Vectorized Interrupts are those which have fixed vector address (starting address of ISR)
- Vector address can be calculated by the formula $8 * type$.

<u>Interrupt</u>	<u>Vector Address</u>
TRAP (RST 4.5)	0024 H
RST 5.5	002C H
RST 6.5	0034 H
RST 7.5	003C H
RST 0	0000 H
RST 1	0008 H
RST 2	0010 H
RST 3	0018 H
RST 4	0020 H
RST 5	0028 H
RST 6	0030 H
RST 7	0038 H

Non-Vectorized Interrupts:

- Non-vectorized interrupts are those in which vector address is not predefined.
- The interrupting device gives the address of ISR.
- INTR is the only non-vectorized interrupt.

Maskable Interrupts

- Maskable Interrupts are those which can be blocked by microprocessor.
- These are INTR, RST 7.5, RST 6.5, RST 5.5

Non-Maskable Interrupts

- Non-Maskable interrupts can not be blocked.
- TRAP is non-maskable interrupt
- This interrupt is used in power failure condition.

opcode

- Opcode is a part of the instruction that tells the processor what should be done.
- This is the first part of the instruction.

operand

- Operand is a part of the instruction that contains the data to be acted on or the register or the memory location of the data.
- This is the second part of the instruction.

Ex:- $\underbrace{LXI\ H, 2500H}_{\text{opcode}}$

$\underbrace{ADD\ B}_{\text{opcode}}$

Instruction word size

- According to word size instructions are three types

1. 1 byte
2. 2 byte
3. 3 byte

1 byte Instruction :-

- It includes the opcode and operand in the same byte.

Ex:- MOV A,B, MOV A,M, ADD B, RAL

2 byte Instruction :-

- First byte specifies the opcode & second byte specifies the operand.
- Second byte is either 8 bit data or I/O address.

EX:- MVI B, 05
IN 01

3 byte Instruction:-

- First byte of the instruction is opcode.
- 2nd and 3rd byte are either 16-bit data or 16-bit address.

EX:- LXI H, 2400H
LDA 2500H

Instruction set

• According to the function performed by an instruction, instructions are grouped as follows

- (I) Data transfer group
- (II) Arithmetic group
- (III) Logic group
- (IV) Branch group
- (V) stack, I/O & Machine control group.

1) Data transfer group:-

1. MOV R₁, R₂ ; contents of register R₂ are copied into the register R₁.
This is a 1 byte instruction.
EX:- MOV A, B

2. MOV R, M ; Contents of memory location (whose address is in H-L pair) are copied into the register R.
This is a 1 byte instruction.
EX:- MOV B, M

8

8. STA address ; Contains of Accumulator are copied to the memory location whose address is specified by operand.

This is a 3 byte instruction.

Ex:- STA 2000

9. LHLD address ; Contains of memory location (whose address is specified by operand) are copied into the register L. The contents of next memory location (incremented by 1) are copied into the register H.

Ex:- LHLD 2500 ; [L] ← [2500]
[H] ← [2501]

10. SHLD address ; The contents of register L are stored into the memory location specified by operand. The contents of H register are stored into the next memory location.

This is a 3 byte instruction.

Ex:- SHLD 2500 ; [2500] ← [L]
[2501] ← [H]

11. LDAX RP ; Copy the content of memory location (whose address is in register pair) into the accumulator.

This is a 1 byte instruction

Ex:- LDAX B

12. STAX RP ; Copy the content of Accumulator into the memory location (whose address is in register pair)

Ex:- STAX D

13. XCHG

; The contents of register H are exchanged with the contents of register D, and the contents of register L are exchanged with the contents of register E.

(ii) Arithmetic group:-

1. ADD R

; Contents of register R is added with the contents of accumulator, and the result is stored in accumulator. This is a 1 byte instruction
Ex:- ADD B

2. ADD M

; Contents of memory location (whose address is in H-L pair) is added with the contents of accumulator, and the result is stored in accumulator. This is a 1 byte instruction.
Ex:- ADD M

3. ADC R

; Contents of register R is added with the contents of accumulator and contents of carry flag, the result is stored in accumulator.
Ex:- ADC B

4. ADC M

; Contents of memory location (whose address is in H-L pair) is added with the contents of accumulator and contents of carry flag, the result is stored in accumulator.
Ex:- ADC M

5. ADI data ; Data specified in operand is added with the contents of accumulator and the result is stored in accumulator.
This is a 2 byte instruction.
Ex:- ADI 05
6. ACI data ; Data specified in operand is added with the contents of accumulator and contents of carry flag, the result is stored in accumulator.
This is a 2 byte instruction.
Ex:- ACI 08
7. DAD RP ; Contents of register pair is added with the contents of H-L pair, and the result is stored in H-L pair.
This is a 4 byte instruction.
Ex:- DAD B
8. SUB R ; Contents of register is subtracted from contents of accumulator, and the result is stored in accumulator.
This is a 4 byte instruction.
Ex:- SUB B
9. SUB M ; Contents of memory location (whose address is in H-L pair) is subtracted from contents of accumulator, and the result is stored in accumulator.
This is a 4 byte instruction.

Ex: - SUB M

10. SBB M ; Contains of memory location (whose address is in H-L pair) and contain of carry flag are subtracted from contains of accumulator, result is stored in accumulator. This is a 1 byte instruction.

Ex: - SBB M

11. SBB R ; Contains of register is subtracted from contains of accumulator, and result is stored in accumulator. This is a 1 byte instruction.

Ex: - SBB C

12. SUI data ; Data specified in operand is subtracted from contains of accumulator and result is stored in accumulator. This is a 2 byte instruction.

Ex: - SUI A2

13. SBI data ; Data specified in operand and contain of carry flag are subtracted from contains of accumulator, result is stored in accumulator.

This is a 2 byte instruction

Ex: - SBI 82

14. INR R ; Contains of register is incremented by 1.

This is a 1 byte instruction

Ex: - INR B

15. INR M ; Contains of memory location (whose address is in H-L pair) is incremented by 1.

16. DCR R ; Contains of register is decremented by 1.
ex:- DCR B

17. DCR M ; Contains of memory location (whose address is in H-L pair) is decremented by 1.

18. INX RP ; Contains of register pair specified in operand is incremented by 1. ex - INX H

19. DCX RP ; Contains of register pair is decremented by 1.
ex:- DCX B

20. DAA ; Contains of Accumulator is converted from Hexadecimal to BCD (Binary coded decimal).

(III) Logical Group :-

1. ANA R ; Contains of register are ANDed with the contains of accumulator, result is stored in accumulator. This is a 1 byte instruction.
ex:- ANA C

2. ANA M ; Contains of memory location (whose address in in H-L pair) are ANDed with the contains of accumulator, result is stored in accumulator.

(23)

This is a 1 byte instruction.

3. ANI data ; Data specified by operand is ANDed with the contents of accumulator, and result is stored in accumulator.

This is a two byte instruction.

Ex:- ANI 05

4. ORA R ; Contents of register are ORed with the contents of accumulator, and result is stored in accumulator.

This is 1 byte instruction.

Ex:- ORA D

5. ORA M ; Contents of memory location (whose address is in H-L pair) are ORed with the contents of accumulator, and result is stored in accumulator.

This is 1 byte instruction.

Ex:- ORA M

6. ORI data ; Data specified by operand is ORed with the contents of accumulator, and result is stored in accumulator.

This is 2 byte instruction.

Ex:- ORI 32

7. XRA R ; Contents of register are XORed with the contents of accumulator, and result is stored in accumulator.

This is 1 byte instruction.

Ex:- XRA B

8. XRA M ; Contents of memory location (whose address is in H-L pair) are XORed with the contents of accumulator, and result is stored in accumulator.

This is 1 byte instruction.

24
9. XRI data

; Data specified by operand is XORed with the contents of accumulator, and result is stored in accumulator. This is 2 byte instruction.

Ex: - XRI 42

10. CMA

; Contents of accumulator are complemented.

This is 1 byte instruction.

11. CMC

; Content of carry flag is complemented.

12. STC ; Content of carry flag becomes 1 (set)

13. CMP R

; Contents of register are compared with accumulator contents.

In this process the content of register is subtracted from content of accumulator.

Status flags are set according to the result of the subtraction. But result is discarded.

Content of accumulator remain unchange.


14. CPI data

; Data specified by operand is compared with accumulator content.

15. RLC

; Each binary bit of the accumulator is rotated left by one position.


Bit D_7 is placed in the position of D_0 as well as in carry flag.



16. RRC

25

; Each binary bit of the accumulator is rotated right by one position. Bit D_0 is placed in the position of D_7 as well as in carry flag.




17. RAL

; Each binary bit of the accumulator is rotated left by one position through carry flag.



18. RAR

; Each binary bit of the accumulator is rotated right by one position through carry flag.



(V) Branch Group :-

• There are two types of branch instructions

(i) Unconditional

(ii) Conditional

1. Unconditional jump

JMP address

; The program sequence is transferred to the memory location specified by the address in the operand

Ex :- JMP 2034

2. Conditional jump

JC address

; Jump if there is carry

JNC address

101

; Jump if there is no carry

- JZ address ; Jump if the result is zero.
- JNZ address ; Jump if the result is not zero.
- JP address ; Jump if the result is plus.
- JM address ; Jump if the result is minus.
- JPE address ; Jump if the result has even parity.
- JPO address ; Jump if the result has odd parity.

3. Unconditional subroutine call

CALL address ; The program sequence is transferred to the memory location specified by address given in operand.

Before the transfer, the address of the next instruction after CALL (i.e. the contents of program counter) is stored into the stack. Higher order 8-bit of PC are stored first. Then lower order 8-bit of PC are stored.

4. Conditional subroutine call

- CC address ; Call subroutine if carry occurs.
- CNC address ; Call subroutine if no carry.
- CZ address ; Call subroutine if the result is zero.
- CNZ address ; Call subroutine if the result is not zero.
- CP address ; Call subroutine if the result is plus.
- CM address ; Call subroutine if the result is minus.
- CPE address ; Call subroutine if the result has even parity.

③ CPO address ; call subroutine if the result has odd parity.

5. Return from subroutine unconditionally

RET ; The program sequence is transferred from the subroutine to the calling program.
The two bytes from the top of the stack are copied into the program counter.

6. Return from subroutine conditionally

RC ; Return from subroutine if carry occurs

RNC ; Return from subroutine if no carry

RZ ; Return from subroutine if the result is zero

RNZ ; Return from subroutine if the result is not zero.

RP ; Return from subroutine if the result is plus.

RM ; Return from subroutine if the result is minus.

RPE ; Return from subroutine if the result has even parity.

RPO ; Return from subroutine if the result has odd parity.

7. Restart

RST n ; RST instruction is equivalent to 1 byte call instruction.

These are the interrupt instructions.

InstructionRestart Address

RST 0	0000H
RST 1	0008H
RST 2	0010H
RST 3	0018H
RST 4	0020H
RST 5	0028H
RST 6	0030H
RST 7	0038H

8. PCHL ; The program sequence is transferred to the memory location (whose address is in H-L pair)

The contents of registers H and L are copied into the program counter. The contents of H are placed as the higher order byte and the contents of L as the lower order byte.

(V) stack, I/O and Machine Control Group
stack Instructions:-

1. PUSH RP ; Content of register pair are copied into the stack.
Ex:- PUSH B
2. PUSH PSW ; Content of accumulator & program status word (PSW) are copied into the stack. First content of accumulator are stored then content of PSW are stored.
3. POP RP ; The contents of the memory location pointed out by the stack pointer register are copied to the lower

operand register of the operand.
The stack pointer is incremented by 1 and the contents of that memory location are copied to the higher order register. sp again incremented by 1
Ex :- POP B

4. POP PSW ; The contents of the memory location pointed by stack pointer are copied to the PSW. The stack pointer is incremented by 1 and the contents of that memory location are copied to the accumulator. S.P again

5. XTHL ; Exchange stack top with HL i.e. $[L] \leftrightarrow [SP]$ $H \leftrightarrow [SP+1]$
6. SPHL ; move the contents of H-L pairs to stack pointer.

I/O instructions :-

- 1. IN 8bit port address ; Contents of input port (whose address is in operand) are loaded into the accumulator.
- 2. OUT 8bit port address ; Contents of accumulator are copied into the output port specified by operand.

Machine Control instructions :-

- 1. HLT ; CPU finished its execution
- 2. EI ; Interrupt is enabled.
- 3. DI ; Interrupt is disabled.
- 4. SIM ; set Interrupt Mask
- 5. RIM ; Real Interrupt Mask
- 6. NOP ; NO operation

Addressing Modes

- Addressing modes are the different ways the microprocessor access data.
- The addressing modes are

1. Immediate addressing
2. Register Addressing
3. Direct Addressing
4. Register indirect Addressing
5. Implicit Addressing.

Immediate Addressing mode:-

- In this mode 8 or 16 bit data can be specified as a part of instruction

Ex:- MVI A, 05 ; 05 is copied into accumulator
ADI 06 ; 06 is added with accumulator & result stores in Accumulator

LXI H, 25AB ; 25AB is copied into H-L pair.
[H] ← 25, [L] ← AB

Register Addressing mode:-

- In this mode data transfers from source register to destination register, addition, subtraction
- Name of registers (source & destination) are mentioned in instruction.

Ex:- MOV A, B ; Copy the content of B register to Accumulator.

(31)

ADD D ; Add content of register D with content of Accumulator & result is stored in Accumulator.

SUB C

Direct Addressing mode :-

In this mode of addressing 16 bits address of data is specified in the instruction.

- EX:- LDA 2400 ; Copy data from 2400 memory location to accumulator
- STA 2A3B ; Copy data from accumulator to memory location 2A3B
- LHLD 7203
- SHLD 4321

Register indirect Addressing mode

In this mode of addressing data is in memory location whose address is specified by a register pair.

- EX:- MOV A, M ; Content of memory location is copied to the accumulator
- ADC M ; Contents of memory location (whose address is in H-L pair) is added with the contents of accumulator and contents of carry flag, the result is stored in Accumulator.
- STAX B ; Copy the content of accumulator into the memory location (whose address is in register pair B-C)

LDA X D

Implicit Addressing mode :-

- This mode does not require any operand address
- The operation mentioned by instruction is performed on the content of the accumulator

- Ex:-
- CMA ; Contents of accumulator are complemented.
 - ROL ; Rotate the contents of accumulator left through carry.
 - ROR ; Rotate the contents of accumulator right through carry.
 - STC ; Content of carry flag becomes set.

Instruction Cycle

The necessary steps that a CPU carries out to fetch an instruction & necessary data from the memory and execute it constitute an instruction cycle.

$$\text{Instruction cycle} = \text{Fetch cycle} + \text{execution cycle}$$

Fetch cycle

- The necessary steps which are carried out to fetch an opcode from the memory constitute a fetch cycle.
- Fetch cycle consist of "four clock pulses"

Execution cycle

- The necessary steps which are carried out to get data, if any from the memory and to perform the specific operation specified in an instruction, constitute an execution cycle.
- The requirement of no. of clock pulses is not fix for execution cycle. It varies depends on the type of instruction to be executed.

Fetch operation

- The program counter (PC) keeps the memory address of the next instruction to be executed.
- In the beginning of the fetch cycle the content of the PC, which is the address of the memory location where opcode is available, is sent to the memory.
- The memory places the opcode on the data bus so as to transfer it to the CPU.

Execute operation

- The opcode fetched from the memory goes to the data/address bus and then to instruction register, IR.
- From the IR it goes to the decoder circuit which decode the instruction.
- After the instruction is decoded, execution begin.
- If the operand is in the general purpose register, execution is immediately performed. Here one clock cycle is required for decoding & execution.
- If an instruction contain data or operand address which are still in the memory, CPU has to perform read operation to get desired data.
- After receiving the data it performs execute operation.

(34)

Machine cycle

- The necessary steps carried out to perform a fetch, a read or a write operation constitute a machine cycle.
- An instruction cycle consists of several machine cycle.
- Opcode of an instruction is fetched in the first machine cycle.

State or T-state

- One subdivision of an operation performed in one clock cycle is called a state or T state.

Timing Diagram for opcode fetch cycle

- Graphical representation of an machine cycle is called timing diagram.

For opcode fetch 4 clock cycles are required i.e.

T_1, T_2, T_3, T_4

In T_1 clock cycle

i. The content of program counter is placed in the address bus. $A_{15} - A_8$ contains the higher order bits & $A_7 - A_0$ contains the lower order bits.

ii. $\overline{IO/M} = 0$, indicate that this is a memory operation

iii. $S_0 = 1, S_1 = 1$, indicate that this is a opcode fetch operation

iv. $ALE = 1$, indicate that $A_{15} - A_0$ act as address bus.

• In T_2 clock cycle


- i. $ALE = 0$, indicate that $AD_0 - AD_7$ act as data bus
- ii. $\overline{RD} = 0$, This signal make memory to load opcode into the data bus.

• In T_3 clock cycle

- i. The opcode available on the data bus enters into the microprocessor and moved to the instruction register.
- ii. $\overline{RD} = 1$, this signal is deactivated as read of opcode is completed.


• In T_4 clock cycle

- i. The microprocessor decode the instruction & generate the necessary control signals.




Memory Read Machine Cycle

- The memory read cycle is executed by the processor to read a data byte from memory.
- The machine cycle is exactly same to opcode fetch except:
 - It has three T-states
 - The S_0 signal is become reset, i.e. 0.



Memory Write Machine Cycle


- The memory write cycle is executed by the processor to write data byte in a memory location.
- The processor takes three T states
- $S_0 = 1, S_1 = 0$
- Instead of \overline{RD} , \overline{WR} is used with same shape.
- Other signals are same.



I/O Read cycle


(37)

- The I/O read cycle is executed by the processor to read a data byte from input port.
- The 8-bit port address is placed both in the lower and higher order address bus.
- The processor takes three T-states to execute this machine cycle (M/c)
- $S_0 = 0, S_1 = 1$; indicate read operation
- $I/O/\bar{M} = 1$; indicate I/O operation
- Others are same as Memory read M/c.



I/O Write cycle

- The I/O write cycle is executed by the processor to write a data byte to output port.
- It takes 3 T states.
- $S_0 = 1, S_1 = 0$
- $I/O/\bar{M} = 1$
- Others are same as memory write M/c.




Timing diagram for 'IN 80H'

Let, the instruction 'IN 80H' is in memory location 8001 & 8002 as it is a 2 bytes instruction

Address	Mnemonics	opcode
8001	IN 80H	DB
8002		80

- During the first M/C, the opcode DB is fetched from the memory, placed in the instruction register and decoded.
- During second M/C, the port address 80H is read from the next memory location.
- During third M/C, the address 80H is placed in the address bus and the data read from that port address is placed in the accumulator.



Counter & Time delay

- Counter is a subroutine. This is designed simply by loading required number into a register & using INR or DCR instruction.
- Loop is established to increment or decrement the content of register till it reaches to final number.

Time delay is a subroutine designed to create specific delay.

- A register is loaded with a number, depending on the time delay required and then register is decremented until it reaches zero by setting up a loop with conditional jump instruction.

Time delay using one register

Label	Opcode	operand	Comments	T	
	MVI	C, FFH	; load FF into register c	7T	1x7T
Repeat	DCR	C	; Decrement c	4T	255x4T
	JNZ	Repeat	; Jump back to Decrement c if c ≠ 0	10T/7T	(254x10T) + (1x7T)
	RET		; Return to main program	10T	1x10T
				Total T states = 3584T	

- JNZ instruction requires 7T states if condition is not satisfied otherwise it requires 10T states.

• 255 is the decimal value of hexadecimal no. FFH.

• If 2MHz is the external clock frequency of 8085 then internal clock frequency is half of external clock frequency
 i.e. $\frac{2\text{MHz}}{2} = 1\text{MHz}$

Time for one T state = $\frac{1}{F} = \frac{1}{2\text{MHz}} = 2\text{ns}$ (40)

Time required for entire program
 $= 3584 \times 2\text{ns}$
 $=$

Time delay using two registers / nested Loop

Label	opcode	operand	Comments	states per execution	No. of times timer executed
	MVI	B, FFH	; Load FF into B	7	1
Loop	MVI	C, FFH	; Load FF into C	7	255
Repeat	DCR	C	; Decrement C	4	255 x 255
	JNZ	Repeat	; Jump back to Decrement C	10/7	(254 + 1) x 255
	DCR	B	; Decrement B if C ≠ 0	4	255
	JNZ	loop	; If B ≠ 0, then go back to loop	10/7	254 + 1
	RET		; Return to main program	10	1

Total T-states required for this program

$$= 7 \times 1 + 7 \times 255 + 4 \times 255 \times 255 + (254 \times 10 + 7 \times 1) \times 255 + 4 \times 255 + (254 \times 10 + 7 \times 1) + 10 \times 1$$

$$= 914954 \text{ states}$$

If internal clock frequency is 2 MHz then,

$$\text{Time for one T state} = \frac{1}{F} = \frac{1}{2\text{MHz}} = 2\text{ns}$$

Time delay for entire program

$$= 914954 \times 2\text{ns}$$

=

Time delay using Register pair

Label	opcode	operand	Comments	states per execution	No. of times executed
	LXI	D, FFFF	; load FFFF in register pair D-E	10	1
Repeat	DCX	D	; Decrement the content of D-E	6	
	MOV	A, D	; Move content of D to A	4	
	ORA	E	; Do OR operation of A content with E content	4	
	JNZ	Repeat	; check if A=0 then go back to Repeat	10/2	
	RET		; Return to main program	10	



Memory Mapping


- It is the process of assigning address range to each memory chip in a microcomputer.
- If a memory chip has a capacity of 2^n Byte then required address line for that memory chip is n lines.

Ex:- for 1K Byte memory chip

$$1 \text{ K Byte} = 2^{10} \text{ Byte}$$

So address line = 10 lines.

- Let's consider 1K Byte memory chip is connected to the microprocessor.



- 10 address lines A₀ to A₉ are used to address location inside the memory. A₁₀ to A₁₅ are used for chip select.
- As per the diagram the range of memory address can be assigned is as follow:

118

Memory Mapped I/O

I/O Mapped I/O

Advantages

- 1. IO/ \bar{M} signal is not required as I/O & memory are considered same.
- 2. Arithmetic & logic operation can be performed directly on I/O data.
- 3. Same instructions can be used for data transfer.

- 1. Maximum memory capacity is used.
- 2. Interfacing of I/O & memory is less complex.


Disadvantages

- 1. Interfacing of I/O & memory is complex.
- 2. Memory capacity is divided between memory & I/O.

- 1. separate instruction required for I/O.
- 2. Arithmetic & logic operation can not be performed directly on I/O data.
- 3. 4 control signals are required.

Block diagram of the Programmable Peripheral Interface (Intel 8255)

- This is a 40 pins IC used as interface between microprocessor and peripheral device (input or output device)
- This IC can be programmed as input interface or an output interface.
- To program the IC, user writes control word into this IC 8255 through microprocessor.



Read write control logic :-

\overline{RD} :- This is an active low signal. When signal is low microprocessor reads data from selected input/output port of 8255.

\overline{WR} :- This is an active low signal. When signal is low microprocessor writes data or control word into I/O port or control register.

RESET :- This is an active high signal, When signal is high control register become clear or zero.

46

\overline{CS} :- This is active low signal. When signal is low 8255 IC is selected.

A_0, A_1 :- A_0 & A_1 are 2 LSB address line from microprocessor. Depending of signal at A_0 & A_1 , the ports are selected. or control register is selected.

\overline{CS}	A_1	A_0	selected
0	0	0	port A
0	0	1	port B
0	1	0	port C
0	1	1	Control Register
1	x	x	8255 is not selected.

Data Bus Buffer :-

- This is a three state bi-directional 8-bit buffer.
- It work as temporary storage during transfer of data between microprocessor and input/output ports.
- Control word and status information are also transferred through this.

Group A and Group B Controls :-

- Group A control block control the port A & port C upper.
- Group B control block control the port B & port C lower.
- CPU outputs a control word to 8255 for programming the ports.
- Each of the control block (Group A and Group B) accepts "commands" from Read/Write control logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.


port A, B and C :-

- The 8255 contains three 8 bit ports (A, B and C)
- The port C can be divided into two 4-bit ports i.e port C upper (PC_7, PC_6, PC_5, PC_4), port C lower (PC_3, PC_2, PC_1, PC_0)

- 47) Each port contains one 8-bit data output buffer/latch & one 8-bit data input buffer/latch.


Control word

- The contents of the control register are called the control word that specifies the input/output functions of each port.



BSR Mode

- This mode is for port c only.



b	b	b	
0	1	0	Bit 2
0	1	1	Bit 3
1	0	0	Bit 4
1	0	1	Bit 5
1	1	0	Bit 6
1	1	1	Bit 7

The pin of port c can be set or reset in this mode.

I/O mode

8255 has three different operating modes in I/O mode.

1. Mode 0, simple input/output
2. mode 1, strobed input/output
3. mode 2, Bidirectional port.


mode 0:

- In this mode each port can be programmed in either input port or output port.
- Where outputs are latched and inputs are not latched.
- Ports do not have interrupt capability.

mode 1:


- In this mode port A & B are used.
- They can be configured as either input or output ports.
- Each port uses three lines from port c as handshake signals. Other lines are work as I/O pins.
- Inputs & outputs are latched.

(port A mode 1 input)



IBF = input bubble full
 STB = strobe signal

(port A: mode 1 output)



OBF = output bubble full

- Port B work same as port A.

Mode 2:

- In this mode, port A can be configured as the bidirectional port.
- Port B works as either in mode 0 or mode 1.
- Port A uses five signals from port C as handshake signals for data transfer.
- The remaining three signals from port C can be used either as simple I/O or as handshake for port B.

(port A, mode 2 input/output)

